Paxos Consensus, Deconstructed and Abstracted

Álvaro García-Pérez¹, Alexey Gotsman¹, Yuri Meshman¹, and Ilya Sergey²

¹ IMDEA Software Institute, Spain {alvaro.garcia.perez,alexey.gotsman,yuri.meshman}@imdea.org ² University College London, UK i.sergey@ucl.ac.uk

Abstract Lamport's Paxos algorithm is a classic consensus protocol for state machine replication in environments that admit crash failures. Many versions of Paxos exploit the protocol's intrinsic properties for the sake of gaining better run-time performance, thus widening the gap between the original description of the algorithm, which was proven correct, and its real-world implementations. In this work, we address the challenge of specifying and verifying complex Paxosbased systems by (a) devising composable specifications for implementations of Paxos's single-decree version, and (b) engineering disciplines to reason about protocol-aware, semantics-preserving optimisations to single-decree Paxos. In a nutshell, our approach elaborates on the deconstruction of single-decree Paxos by Boichat et al. We provide novel non-deterministic specifications for each module in the deconstruction and prove that the implementations refine the corresponding specifications, such that the proofs of the modules that remain unchanged can be reused across different implementations. We further reuse this result and show how to obtain a verified implementation of Multi-Paxos from a verified implementation of single-decree Paxos, by a series of novel protocol-aware transformations of the network semantics, which we prove to be behaviour-preserving.

1 Introduction

Consensus algorithms are an essential component of the modern fault-tolerant deterministic services implemented as message-passing distributed systems. In such systems, each of the distributed nodes contains a replica of the system's state (*e.g.*, a database to be accessed by the system's clients), and certain nodes may propose values for the next state of the system (*e.g.*, requesting an update in the database). Since any node can crash at any moment, all the replicas have to keep copies of the state that are consistent with each other. To achieve this, at each update to the system, all the non-crashed nodes run an instance of a *consensus protocol*, uniformly deciding on its outcome. The safety requirements for consensus can be thus stated as follows: "only a single value is decided uniformly by all non-crashed nodes, it never changes in the future, and the decided value has been proposed by some node participating in the protocol" [16].

The Paxos algorithm [15, 16] is the classic consensus protocol, and its single-decree version (SD-Paxos for short) allows a set of distributed nodes to reach an agreement on the outcome of a *single* update. Optimisations and modifications to SD-Paxos are common. For instance, the multi-decree version, often called Multi-Paxos [15,27], considers multiple slots (*i.e.*, multiple positioned updates) and decides upon a result for

each slot, by running a slot-specific instance of an SD-Paxos. Even though it is customary to think of Multi-Paxos as of a series of independent SD-Paxos instances, in reality the implementation features multiple protocol-aware optimisations, exploiting intrinsic dependencies between separate single-decree consensus instances to achieve better throughput. To a great extent, these and other optimisations to the algorithm are pervasive, and verifying a modified version usually requires to devise a new protocol definition and a proof from scratch. New versions are constantly springing (*cf.* Section 5 of [27] for a comprehensive survey) widening the gap between the description of the algorithms and their real-world implementations.

We tackle the challenge of *specifying* and *verifying* these distributed algorithms by contributing two verification techniques for consensus protocols.

Our first contribution is a family of composable specifications for Paxos' core subroutines. Our starting point is the deconstruction of SD-Paxos by Boichat *et al.* [2, 3], allowing one to consider a distributed consensus instance as a *shared-memory concurrent program.* We introduce novel specifications for Boichat *et al.*'s modules, and let them be non-deterministic. This might seem as an unorthodox design choice, as it *weakens* the specification. To show that our specifications are still *strong enough*, we restore the top-level *deterministic* abstract specification of the consensus, which is convenient for client-side reasoning. The weakness introduced by the non-determinism in the specifications has been impelled by the need to prove that the implementations of Paxos' components *refine* the specifications we have ascribed [9]. We prove the refinements modularly via the Rely/Guarantee reasoning with prophecy variables and explicit linearisation points [11, 26]. On the other hand, this weakness becomes a virtue when better understanding the volatile nature of Boichat *et al.*'s abstractions and of the Paxos algorithm, which may lead to newer modifications and optimisations.

Our second contribution is a methodology for verifying composite consensus protocols by reusing the proofs of their constituents, targeting specifically Multi-Paxos. We do so by distilling protocol-aware system optimisations into a separate semantic layer and showing how to obtain the realistic Multi-Paxos implementation from SD-Paxos by a *series of transformations* to the *network semantics* of the system, as long as these transformations preserve the behaviour observed by clients. We then provide a family of such transformations along with the formally stated conditions allowing one to compose them in a behaviour-preserving way.

We validate our approach for construction of modularly verified consensus protocols by providing an executable proof-of-concept implementation of Multi-Paxos with a high-level shared memory-like interface, obtained via a series of behaviour-preserving network transformations. The full proofs of lemmas and theorems from our development, as well as some boilerplate definitions, are given in the appendices at the end of the paper.

2 The Single-Decree Paxos Algorithm

We start with explaining SD-Paxos through an intuitive scenario. In SD-Paxos, each node in the system can adopt the roles of *proposer* or *acceptor*, or both. A value is decided when a *quorum* (*i.e.*, a majority of acceptors) accepts the value proposed by




Figure 1. A run of SD-Paxos.

some proposer. Now consider a system with three nodes N1, N2 and N3, where N1 and N3 are both proposers and acceptors, and N2 is an acceptor, and assume N1 and N3 propose values v_1 and v_3 , respectively.

The algorithm works in two phases. In Phase 1, a proposer polls every acceptor in the system and tries to convince a quorum to promise that they will later accept its value. If the proposer succeeds in Phase 1 then it moves to Phase 2, where it requests the acceptors to fulfil their promises in order to get its value decided. In our example, it would seem in principle possible that N1 and N3 could respectively convince two different quorums—one consisting of N1 and N2, and the other consisting of N2 and N3—to go through both phases and to respectively accept their values. This would happen if the communication between N1 and N3 gets lost and if N2 successively grants the promise and accepts the value of N1, and then does the same with N3. This scenario breaks the safety requirements for consensus because both v_1 and v_3 —which can be different—would get decided. However, this cannot happen. Let us explain why.

The way SD-Paxos enforces the safety requirements is by distinguishing each attempt to decide a value with a unique *round*, where the rounds are totally ordered. Each acceptor stores its current round, initially the least one, and only grants a promise to proposers with a round greater or equal than its current round, at which moment the acceptor switches to the proposer's round. Figure 1 depicts a possible run of the algorithm. Assume that rounds are natural numbers, that the acceptors' current rounds are initially 0, and that the nodes N1 and N3 attempt to decide their values with rounds 1 and 3 respectively. In Phase 1, N1 tries to convince a quorum to switch their current round to 1 (messages P1A(1)). The message to N3 gets lost and the quorum consisting of N1 and N2 switches round and promises to only accept values at a round greater or equal than 1. Each acceptor that switches to the proposer's round sends back to the proposer its stored value and the round at which this value was accepted, or an undefined value if the acceptor never accepted any value yet (messages P1B(ok, \perp , 0), where \perp denotes a default undefined value). After Phase 1, N1 picks as a candidate value the one accepted at the greatest round from those returned by the acceptors in the quorum, or its proposed value if all acceptors returned an undefined value. In our case, N1 picks its value v_1 . In Phase 2, N1 requests the acceptors to accept the candidate value v_1 at round 1 (messages P2A(v_1 , 1)). The message to N3 gets lost, and N1 and N2 accept value v_1 , which gets decided (messages P2B(ok)).

Now N3 goes through Phase 1 with round 3 (messages P1A(3)). Both N2 and N3 switch to round 3. N2 answers N3 with its stored value v_1 and with the round 1 at which v_1 was accepted (message P1B(ok, v_1 , 1)), and N3 answers itself with an undefined

Paxos	<pre>1 val vP := undef; 2 proposeP(val v0) {</pre>
Round-Based Consensus	<pre>3</pre>
Round-Based Register	5 vP := v0; 6 } return vP; } }

Figure 2. Deconstruction of SD-Paxos (left) and specification of module Paxos (right).

value, as it has never accepted any value yet (message P1B(ok, \perp , 0)). This way, if some value has been already decided upon, *any* proposer that convinces a quorum to switch to its round would receive the decided value from some of the acceptors in the quorum (recall that two quorums have a non-empty intersection). That is, N3 picks the v_1 returned by N2 as the candidate value, and in Phase 2 it manages that the quorum N2 and N3 accepts v_1 at round 3 (messages P2A(v_1 , 3) and P2B(ok)). N3 succeeds in making a new decision, but the decided value remains the same, and, therefore, the safety requirements of a consensus protocol are satisfied.

3 The Faithful Deconstruction of the Paxos Algorithm

We now recall the faithfull deconstruction of SD-Paxos in [2, 3], which we take as the reference architecture for the implementations that we aim to verify. We later show how each module of the deconstruction can be verified separately.

The deconstruction is depicted on the left of Figure 2, which consists of modules *Paxos*, *Round-Based Consensus* and *Round-Based Register*. These modules correspond to the ones in Figure 4 of [2], with the exception of *Weak Leader Election*. We assume that a correct process that is trusted by every other correct process always exists, and omit the details of the leader election. Leaders take the role of proposers and invoke the interface of *Paxos*. Each module uses the interface provided by the module below it.

The entry module *Paxos* implements SD-Paxos. Its specification (right of Figure 2) keeps a variable vP that stores the decided value (initially undefined) and provides the operation proposeP that takes a proposed value v0 and returns vP if some value was already decided, or otherwise it returns v0. The code of the operation runs *atomically*, which we emphasize via angle brackets $\langle \ldots \rangle$. We define this specification so it meets the safety requirements of a consensus, therefore, any implementation whose entry point refines this specification will have to meet the safety requirements.

In this work we present both specifications and implementations in pseudo-code for an imperative WHILE-like language with basic arithmetic and primitive types, where val is some user-defined type for the values decided by Paxos, and undef is a literal that denotes an undefined value. The pseudo-code is self-explanatory and we restraint ourselves from giving formal semantics to it, which could be done in standard fashion if so wished [30]. At any rate, the pseudo-code is ultimately a vehicle for illustration and we stick to this informal but indicative presentation.

```
1
    read(int k) {
                                           20
                                               write(int k, val vW) {
2
      int j; val v; int kW; val maxV;
                                           21
                                                 int j; set of int Q; msg m;
3
                                           22
      int maxKW; set of int Q; msg m;
                                                 for (j := 1, j <= n, j++) {
4
      for (j := 1, j <= n, j++) {
                                           23
                                                   send(j, [WR, k, vW]); }
5
                                           24
        send(j, [RE, k]); }
                                                 Q := {};
6
                                           25
      maxKW := 0; maxV := undef;
                                                 do { (j, m) := receive();
7
      Q := \{\};
                                           26
                                                       switch (m) {
8
                                           27
      do { (j, m) := receive();
                                                         case [ackWR, @k]:
9
            switch (m) {
                                           28
                                                           Q := Q \cup \{j\};
10
              case [ackRE, @k, v, kW]:
                                           29
                                                          case [nackWR, @k]:
11
                Q := Q \cup \{j\};
                                           30
                                                           return false;
                if (kW >= maxKW) {
                                                       } if (|Q| = \lceil (n+1)/2 \rceil) {
12
                                           31
13
                  maxKW := kW;
                                           32
                                                            return true; } }
14
                  maxV := v; }
                                           33
                                                 while (true); }
15
              case [nackRE, @k]:
16
                return (false, _);
17
            } if (|Q| = \lceil (n+1)/2 \rceil) {
18
                return (true, maxV); } }
19
      while (true); }
```

Figure 3. Implementation of *Round-Based Register* (read and write).

The implementation of the modules is depicted in Figures 3-5. We describe the modules following a bottom-up approach, which better fits the purpose of conveying the connection between the deconstruction and SD-Paxos. We start with module Round-Based Register, which offers operations read and write (Figure 3) and implements the replicated processes that adopt the role of acceptors (Figure 4). We adapt the wait-free, crash-stop implementation of *Round-Based Register* in Figure 5 of [2] by adding loops for the explicit reception of each individual message and by counting acknowledgement messages one by one. Processes are identified by integers from 1 to n, where n is the number of processes in the system. Proposers and acceptors exchange read and write requests, and their corresponding acknowledgements and non-acknowledgements. We assume a type msg for messages and let the message vocabulary to be as follows. Read requests [RE, k] carry the proposer's round k. Write requests [WR, k, v] carry the proposer's round k and the proposed value v. Read acknowledgements [ackRE, k, v, k'] carry the proposer's round k, the acceptor's value v, and the round k' at which v was accepted. Read non-acknowledgements [nackRE, k] carry the proposer's round k, and so do carry write acknowledgements [ackWR, k] and write non-acknowledgements [nackWR, K].

In the pseudo-code, we use _ for a wildcard that could take any literal value. In the pattern-matching primitives, the literals specify the pattern against which an expression is being matched, and operator 0 turns a variable into a literal with the variable's value. Compare the case [ackRE, 0k, v, kW]: in Figure 3, where the value of k specifies the pattern and v and kW get some values assigned, with the case [RE, k]: in Figure 4, where k gets some value assigned.

```
6
        García-Pérez et al.
1
    process Acceptor(int j) {
2
      val v := undef; int r := 0; int w := 0;
3
      start() {
4
        int i; msg m; int k;
5
        do { (i, m) := receive();
6
              switch (m) {
7
                case [RE, k]:
8
                  if (k < r) { send(i, [nackRE, k]); }</pre>
9
                  else { \langle r := k; send(i, [ackRE, k, v, w]); \rangle }
10
                case [WR, k, vW]:
                  if (k < r) { send(i, [nackWR, k]); }</pre>
11
                  else { \langle r := k; w := k; v := vW; send(i, [ackWR, k]); \rangle }
12
              } }
13
14
        while (true); } }
```

Figure 4. Implementation of *Round-Based Register* (acceptor).

We assume the network ensures that messages are neither created, modified, deleted, nor duplicated, and that they are always delivered but with an arbitrarily large transmission delay.³ Primitive send takes the destination j and the message m, and its effect is to send m from the current process to the process j. Primitive receive takes no arguments, and its effect is to receive at the current process a message m from origin i, after which it delivers the pair (i, m) of identifier and message. We assume that send is non-blocking and that receive blocks and suspends the process until a message is available, in which case the process awakens and resumes execution.

Each acceptor (Figure 4) keeps a value v, a current round r (called the *read round*), and the round w at which the acceptor's value was last accepted (called the *write round*). Initially, v is undef and both r and w are 0.

Phase 1 of SD-Paxos is implemented by operation read on the left of Figure 3. When a proposer issues a read, the operation requests each acceptor's promise to only accept values at a round greater or equal than k by sending [RE, k] (lines 4–5). When an acceptor receives a [RE, k] (lines 5–7 of Figure 4) it acknowledges the promise depending on its read round. If k is strictly less than r then the acceptor has already made a promise to another proposer with greater round and it sends [nackRE, k] back (line 8). Otherwise, the acceptor updates r to k and acknowledges by sending [ackRE, k, v, w] (line 9). When the proposer receives an acknowledgement (lines 8–10 of Figure 3) it counts acknowledgements up (line 11) and calculates the greatest write round at which the acceptors acknowledging so far accepted a value, and stores this value in maxV (lines 12–14). If a majority of acceptors acknowledged, the operation succeeds and returns (true, maxV) (lines 17–18). Otherwise, if the proposer received some [nackRE, k] the operation fails, returning (false, _) (lines 15–16).

³ We will allow creation and duplication of [RE, k] messages in Section 5, where we obtain Multi-Paxos from SD-Paxos by a series of transformations of the network semantics.

```
1
   proposeRC(int k, val v0) {
                                           1
                                             proposeP(val v0) {
2
     bool res; val v;
                                           2
                                                int k; bool res; val v;
3
     (res, v) := read(k);
                                          3
                                               k := pid();
4
                                           4
     if (res) {
                                                do { (res, v) :=
5
      if (v = undef) { v := v0; }
                                           5
                                                       proposeRC(k, v0);
6
                                           6
       res := write(k, v);
                                                     k := k + n;
                                           7
7
       if (res) { return (true, v); } }
                                                } while (!res);
8
                                           8
     return (false, _); }
                                                return v; }
```

Figure 5. Implementation of Round-Based Consensus (left) and Paxos (right)

Phase 2 of SD-Paxos is implemented by operation write on the right of Figure 3. After having collected promises from a majority of acceptors, the proposer picks the candidate value vW and issues a write. The operation requests each acceptor to accept the candidate value by sending [WR, k, vW] (lines 22–23). When an acceptor receives [WR, k, vW] (line 10 of Figure 4) it accepts the value depending on its read round. If k is strictly less than r, then the acceptor never promised to accept at such round and it sends [nackWR, k] back (line 11). Otherwise, the acceptor fullfils its promise and updates both w and r to k and assigns vW to its value v, and acknowledges by sending [ackWR, k] (line 12). Finally, when the proposer receives an acknowledgement (lines 25–27 of Figure 3) it counts acknowledgements up (line 28) and checks whether a majority of acceptors acknowledged, in which case vW is decided and the operation succeeds and returns true (lines 31–32). Otherwise, if the proposer received some [nackWR, k] the operation fails and returns false (lines 29–30).⁴

Next, we describe module *Round-Based Consensus* on the left of Figure 5. The module offers an operation proposeRC that takes a round k and a proposed value v0, and returns a pair (res, v) of Boolean and value, where res informs of the success of the operation and v is the decided value in case res is true. We have taken the implementation from Figure 6 in [2] but adapted to our pseudo-code conventions. *Round-Based Consensus* carries out Phase 1 and Phase 2 of SD-Paxos as explained in Section 2. The operation proposeRC calls read (line 3) and if it succeeds then chooses a candidate value between the proposed value v0 or the value v returned by read (line 5). Then, the operation calls write with the candidate value and returns (true, v) if write succeeds, or fails and returns (false, _) (line 8) if either the read or the write fails.

Finally, the entry module *Paxos* on the right of Figure 5 offers an operation proposeP that takes a proposed value v0 and returns the decided value. We assume that the system primitive pid() returns the process identifier of the current process. We have come up with this straightforward implementation of operation proposeP, which calls proposeRC with increasing round until the call succeeds, starting at a round equal to the process identifier pid() and increasing it by the number of processeRC is unique.

⁴ For the implementation to be correct with our shared-memory-concurrency approach, the update of the data in acceptors must happen atomically with the sending of acknowledgements in lines 9 and 12 of Figure 4.




Figure 6. Two histories in which a failing write contaminates some acceptor.

The Challenge of Verifying the Deconstruction of Paxos. Verifying each module of the deconstruction separately is cumbersome because of the distributed character of the algorithm and the nature of a linearisation proof. A process may not be aware of the information that will flow from itself to other processes, but this future information flow may dictate whether some operation has to be linearised at the present. Figure 6 illustrates this challenge.

Let N1, N2 and N3 be nodes that adopt both the roles of acceptors and proposers, which propose values v_1 , v_2 and v_3 with rounds 1, 2 and 3 respectively. Consider the history on the top of the figure. N2 issues a read with round 2 and gets acknowledgements from all but one acceptors in a quorum. (Let us call this one acceptor A.) None of these acceptors have accepted anything yet and they all return \perp as the last accepted value, and the operation succeeds and returns (true, undef). In parallel, N3 issues a read with round 3 (third line in the figure) and gets acknowledgements from a quorum in which A does not take part. This read succeeds as well and returns (true, undef). Then N3 issues a write with round 3 and value v_3 . Again, it gets acknowledgements from a quorum in which A does not take part, and the write succeeds deciding value v_3 and returns true. Later on, and in real time order with the write by N3 but in parallel with the read by N2, node N1 issues a write with round 1 and value v_1 (first line in the figure). This write is to fail because the value v_3 was already decided with round 3. However, the write manages to "contaminate" acceptor A with value v_1 , which now acknowledges N2 and sends v_1 as its last accepted value at round 1. Now N2 has gotten acknowledgements from a quorum, and since the other acceptors in the quorum returned 0 as the round of their last accepted value, the read will catch value v_1 accepted at round 1, and the operation succeeds and returns (true, v_1). This history linearizes by moving N2's read after N1's write, and by respecting the real time order for the rest of the operations. (The linearisation oughts to respect the information flow order between N1 and N2 as well, *i.e.*, N1 contaminates A with value v_1 , which is read by N2.)

In the figure, a segment ending in an \times indicates that the operation fails. The value returned by a successful read operation is depicted below the end of the segment. The

8

9

```
1
   (bool \times val) ptp[1..n] := undef;
   val abs_vP := undef; single bool abs_resP[1..n] := undef;
2
3
   proposeP(val v0) {
4
     int k; bool res; val v; assume(!(v0 = undef));
5
     k := pid(); ptp[pid()] := (true, v0);
6
     do { (res, v) := proposeRC(k, v0);
7
             if (res) {
8
               for (i := 1, i <= n, i++) {
9
                 if (ptp[i] = (true, v)) {    lin(i);    ptp[i] := (false, v);    }  }
10
               if (!(v = v0)) { lin(pid()); ptp[pid()] := (false, v0); } }
          k := k + n; }
11
     while (!res); return v; }
12
```

Figure 7. Instrumented implementation of Paxos.

linearisation points are depicted with a thick vertical line, and the dashed arrow indicates that two operations are in the information flow order.

The variation of this scenario on the bottom of Figure 6 is also possible, where N1's write and N2's read happen concurrently, but where N2's read is shifted backwards to happen before in real time order with N3's read and write. Since N1's write happens before N2's read in the information flow order, then N1's write has to inexorably linearize before N3's operations, which are the ones that will "steal" N1's valid round.

These examples give us three important hints for designing the specifications of the modules. First, after a decision is committed it is *not enough* to store only the decided value, since a posterior write may contaminate some acceptor with a value different from the decided one. Second, a read operation *may succeed* with some round even if by that time other operation has already succeeded with a higher round. And third, a write with a valid round *may fail* because its round will be "stolen" by a concurrent operation. The non-deterministic specifications that we introduce next allow one to model executiong histories as the ones in Figure 6.

4 Modularly Verifying the Paxos Deconstruction

In this section, we provide non-deterministic specifications for *Round-Based Consensus* and *Round-Based Register* and show that each implementation refines its specification [9]. To do so, we instrument the implementations of all the modules in the deconstruction with *linearisation-point* annotations and use Rely/Guarantee reasoning [26].

This time we follow a top-down order and start with the entry module Paxos.

Module *Paxos.* In order to prove that the implementation on the right of Figure 5 refines its specification on the right of Figure 2, we introduce the instrumented implementation in Figure 7, which uses the helping mechanism for external linearisation points of [18]. We assume that each proposer invokes proposeP with a unique proposed value. The auxiliary pending thread pool ptp[n] is an array of pairs of Booleans

```
1
   val vRC := undef; int roundRC := 0; set of val valsRC := {};
2
   proposeRC(int k, val v0) {
3
     ( val vD := random(); bool b := random();
4
       assume(!(v0 = undef)); assume(pid() = ((k - 1) mod n) + 1);
5
       if (vD \in (valsRC \cup {v0})) {
         valsRC := valsRC U {vD};
6
7
         if (b && (k \ge roundRC)) { roundRC := k;
8
                                     if (vRC = undef) { vRC := vD; }
9
                                     return (true, vRC); }
10
         else { return (false, _); } }
11
       else { return (false, _); } }
```

10

García-Pérez et al.

Figure 8. Specification of Round-Based Consensus.

and values of length n, where n is the number of processes in the system. A cell ptp[i] containing a pair (true, v) signals that the process i proposed value v and the invocation proposeP(v) by process *i* awaits to be linearised. Once this invocation is linearised, the cell ptp[i] is updated to the pair (false, v). A cell ptp[i] containing undef signals that the process i never proposed any value yet. The array abs_resP[n] of Boolean single-assignment variables stores the abstract result of each proposer's invocation. A linearisation-point annotation lin(i) takes a process identifier i and performs atomically the abstract operation invoked by proposer i and assigns its result to $abs_resP[i]$. The abstract state is modelled by variable abs_vP , which corresponds to variable vP in the specification on the right of Figure 2. One invocation of proposeP may help linearise other invocations as follows. The linearisation point is together with the invocation to proposeRC (line 6). If proposeRC committed with some value v, the instrumented implementation traverses ptp and linearises all the proposers which were proposing value v (the proposer may linearise itself in this traversal) (lines 8–9). Then, the current proposer linearises itself if its proposed value v0 is different from v (line 10), and the operation returns v (line 12). All the annotations and code in lines 6-10 are executed inside an atomic block, together with the invocation to proposeRC(k, v0).

Theorem 1. The implementation of Paxos on the right of Figure 5 linearises with respect to its specification on the right of Figure 2.

Module *Round-Based Consensus*. Figure 8 shows the module's non-deterministic specification. Global variable vRC is the decided value, initially undef. Global variable roundRC is the highest round at which some value was decided, initially 0; a global set of values valsRC (initially empty) contains values that may have been proposed by proposers. The specification is non-deterministic in that local value vD and Boolean b are unspecified, which we model by assigning random values to them. We assume that the current process identifier is $((k-1) \mod n)+1$, which is consistent with how rounds are assigned to each process and incremented in the code of proposeP on the right of Figure 5. If the unspecified value vD is neither in the set valsRC nor equal to v0 then

```
1
   val abs_vRC := undef; int abs_roundRC := 0;
2
   set of val abs_valsRC := {};
3
   proposeRC(int k, val v0) {
     single (bool × val) abs_resRC := undef; bool res; val v;
4
5
     assume(!(v0 = undef)); assume(pid() = ((k - 1) mod n) + 1);
6
      ( (res, v) := read(k); if (res = false) { linRC(undef, _); }
7
     if (res) { if (v = undef) { v := v0; }
8
                ( res := write(k, v); if (res) { linRC(v, true); }
9
                                       else { linRC(v, false); } \rangle
10
                if (res) { return (true, v); } }
11
     return (false, _); }
```

Figure 9. Instrumented implementation of Round-Based Consensus.

the operation returns (false, _) (line 11). This models that the operation fails without contaminating any acceptor. Otherwise, the operation may contaminate some acceptor and the value vD is added to the set valsRC (line 6). Now, if the unspecified Boolean b is false, then the operation returns (false, _) (lines 7 and 10), which models that the round will be stolen by a posterior operation. Finally, the operation succeeds if k is greater or equal than roundRC (line 7), and roundRC and vRC are updated and the operation returns (true, vRC) (lines 7–9).

In order to prove that the implementation in Figure 5 linearises with respect to the specification in Figure 8, we use the instrumented implementation in Figure 9, where the abstract state is modelled by variables abs_vRC, abs_roundRC and abs_valsRC in lines 1–2, the local single-assignment variable abs_resRC stores the result of the abstract operation, and the linearisation-point annotations linRC(vD, b) take a value and a Boolean parameters and invoke the non-deterministic abstract operation and disambiguate it by assigning the parameters to the unspecified vD and b of Figure 8. There are two linearisation points together with the invocations of read (line 6) and write (line 8). If read fails, then we linearise forcing the unspecified vD to be undef (line 6), which ensures that the abstract operation fails without adding any value to abs_valsRC nor updating the round abs_roundRC. Otherwise, if write succeeds with value v, then we linearise forcing the unspecified value vD and Boolean b to be v and true respectively (line 8). This ensures that the abstract operation succeeds and updates the round abs_roundRC to k and assigns v to the decided value abs_vRC. If write fails then we linearise forcing the unspecified vD and b to be v and false respectively (line 9). This ensures that the abstract operation fails.

Theorem 2. The implementation of Round-Based Consensus in Figure 5 linearises with respect to its specification in Figure 8.

Module Round-Based Register. Figure 10 shoes the module's non-deterministic specification. Global variable vRR represents the decided value, initially undef. Global variable roundRR represents the current round, initially 0, and global set of values

```
1
    read(int k) {
                                           16 val vRR := undef;
2
      ( val vD := random();
                                           17
                                               int roundRR := 0;
3
                                           18
                                               set of val valsRR := {undef};
        bool b := random(); val v;
                                           19
4
        assume(vD \in valsRR);
 5
                                           20
        assume(pid() =
                                               write(int k, val vW) {
                                           21
 6
          ((k - 1) \mod n) + 1);
                                                 { bool b := random();
7
        if (b) {
                                           22
                                                   assume(!(vW = undef));
 8
                                           23
          if (k >= roundRR) {
                                                   assume(pid() =
 9
           roundRR := k;
                                           24
                                                     ((k - 1) \mod n) + 1);
10
           if (!(vRR = undef)) {
                                           25
                                                   valsRR := valsRR U {vW};
             v := vRR; }
                                           26
                                                   if (b && (k >= roundRR)) {
11
            else { v := vD; } }
                                           27
12
                                                     roundRR := k;
13
          else { v := vD; }
                                           28
                                                     vRR := vW;
14
          return (true, v); }
                                           29
                                                     return true; }
15
                                                   else { return false; } \rangle }
        else { return (false, _); } \rangle }
                                           30
```

Figure 10. Specification of Round-Based Register.

valsRR, initially containing undef, stores values that may have been proposed by some proposer. The specification is non-deterministic in that method read has unspecified local Boolean b and local value vD (we assume that vD is valsRR), and method write has unspecified local Boolean b. We assume the current process identifier is $((k-1) \mod n) + 1$.

Let us explain the specification of the read operation. The operation can succeed regardless of the proposer's round k, depending on the value of the unspecified Boolean b. If b is true and the proposer's round k is valid (line 8), then the read round is updated to k (line 9) and the operation returns (true, v) (line 14), where v is the read value, which coincides with the decided value if some decision was committed already or with vD otherwise. Now to the specification of operation write. The value vW is always added to the set valsRR (line 25). If the unspecified Boolean b is false (the round will be stolen by a posterior operation) or if the round k is non-valid, then the operation returns false (lines 26 and 30). Otherwise, the current round is updated to k, and the decided value vRR is updated to vW and the operation returns true (lines 27–29).

In order to prove that the implementation in Figures 3 and 4 linearises with respect to the specification in Figure 10, we use the instrumented implementation in Figures 11 and 12, which uses prophecy variables [1,26] that "guess" whether the execution of the method will reach a particular program location or not. The instrumented implementation also uses external linearisation points. In particular, the code of the acceptors may help to linearise some of the invocations to read and write, based on the prophecies and on auxiliary variables that count the number of acknowledgements sent by acceptors after each invocation of a read or a write. The next paragraphs elaborate on our use of prophecy variables and on our helping mechanism.

Variables abs_vRR , $abs_roundRR$ and abs_valsRR in Figure 11 model the abstract state. They are initially set to undef, 0 and the set containing undef respectively. Variable $abs_res_r[k]$ is an infinite array of single-assignment pairs of Boolean and value

```
1 val abs_vRR := undef; int abs_roundRR := 0;
2 set of val abs_valsRR := {undef};
   single val abs_res_r[1..\infty] := undef;
3
4
    single val abs_res_w[1..\infty] := undef;
5
    int count_r[1..\infty] := 0; int count_w[1..\infty] := 0;
    single (bool 	imes val) proph_r[1..\infty] := undef;
6
7
    single bool proph_w[i..\infty] := undef;
8
   read(int k) {
9
     int j; val v; set of int Q; int maxKW; val maxV; msg m;
10
     assume(pid() = ((k - 1) \mod n) + 1);
     (if (operation reaches PL: RE_SUCC and define v = \max V at that time) {
11
12
         proph_r[k] := (true, v); }
       else { if (operation reaches PL: RE_FAIL) {
13
14
                 for (j := 1, j <= n, j++) { send(j, [RE, k]); }</pre>
15
     maxKW := 0; maxV := undef; Q := {};
16
     do { (j, m) := receive();
17
18
           switch (m) {
19
             case [ackRE, @k, v, kW]:
               Q := Q \cup \{j\};
20
21
               if (kW >= maxKW) { maxKW := kW; maxV := v; }
22
             case [nackRE, @k]:
23
               { linRE(k, undef, false); proph_r[k] := undef;
24
                 return (false, _); // PL: RE_FAIL
25
           } if (|Q| = \lceil (n+1)/2 \rceil) {
26
                return (true, maxV); } // PL: RE_SUCC
     while (true); }
27
28 write(int k, val vW) {
29
     int j; set of int Q; msg m;
     assume(!(vW = undef)); assume(pid() = ((k - 1) mod n) + 1);
30
      ( if (operation reaches PL: WR_SUCC) { proph_w[k] := true; }
31
32
        else { if (operation reaches PL: WR_FAIL) {
33
                 proph_w[k] := false; } 
34
     for (j := 1, j <= n, j++) { send(j, [WR, k, vW]); }</pre>
35
     Q := \{\};
36
     do { (j, m) := receive();
37
           switch (m) {
38
             case [ackWR, 0k]:
39
               Q := Q \cup \{i\};
40
             case [nackWR, @k]:
41
               { if (count_w[k] = 0) {
                  linWR(k, vW, false); proph_w[k] := undef; }
42
                 return false; // PL: WR_FAIL
43
           } if (|Q| = [(n+1)/2]) {
44
45
                return true; } } // PL: WR_SUCC
46
     while (true); }
```

Figure 11. Instrumented implementation of read and write methods.

that model the abstract results of the invocations to read. (Think of an infinite array as a map from integers to some type; we use the array notation for convenience.) Similarly, variable $abs_res_w[k]$ is an infinite array of single-assignment Booleans that models the abstract results of the invocations to write. All the cells in both arrays are initially undef (*e.g.* the initial maps are empty). Variables count_r[k] and count_w[k] are infinite arrays of integers that model the number of acknowledgements sent (but not necessarily received yet) from acceptors in response to respectively read or write requests. All cells in both arrays are initially 0. The variable proph_r[k] is an infinite array of single-assignment pairs bool × val, modelling the prophecy for the invocations of read, and variable proph_w[k] is an infinite array of single-assignment Booleans modelling the prophecy for the invocations of write.

The linearisation-point annotations linRE(k, vD, b) for read take the proposer's round k, a value vD and a Boolean b, and they invoke the abstract operation and disambiguate it by assigning the value and Boolean parameters to the unspecified vD and b of the specification on the left of Figure 10. At the beginning of a read(k) invocation (lines 11–14 of Figure 11), the prophecy proph_r[k] is set to (true, v) if the invocation will reach PL: RE_SUCC in line 26. The v is defined to coincide with maxV at the time when that location is reached. That is, v is the value accepted at the greatest round by the acceptors acknowledging so far, or undefined if no acceptor ever accepted any value. If the operation will reach PL: RE_FAIL in line 24 instead, the prophecy is set to (false, _). (If the method is never going to return, the prophecy will remain undef, and it will never linearise.) A successful read(k) linearises in the code of the acceptor in Figure 12, when the $\lceil (n+1)/2 \rceil$ th acceptor sends [ackRE, k, v, w], and only if the prophecy is (true, v) and the operation was not linearised before (lines 10–14). We force the unspecified vD and b to be v and true respectively, which ensures that the abstract operation succeeds and returns (true, v). A failing read(k) linearises at the return in the code of read (lines 23-24 of Figure 11), after the reception of [nackRE, k] from one acceptor. We force the unspecified vD and b to be undef and false respectively, which ensures that the abstract operation fails.

The linearisation-point annotations linWR(k, vW, b) for write take the proposer's round k and value vW, and a Boolean b, and they invoke the abstract operation and disambiguate it by assigning the Boolean parameter to the unspecified b of the specification on the right of Figure 10. At the beginning of a write(k, vW) invocation (lines 31-33 of Figure 11), the prophecy proph_r[k] is set to true if the invocation will reach PL: WR_SUCC in line 45, or to false if it reaches PL: WR_FAIL in line 43 (or it is left undef if the method is never going to return). A successfully write(k, vW) linearises in the code of the acceptor in Figure 12, when the $\lceil (n+1)/2 \rceil$ th acceptor sends [ackWR, k], and only if the prophecy is true and the operation was not linearised before (lines 17-24). We force the unspecified Boolean b to be true, which ensures that the abstract operation succeeds deciding value vW and updates roundRR to k. A failing write(k, vW) may linearise either at the return in its own code (lines 41-43 of Figure 11) if the proposer received one [nackWR, k] and no acceptor sent any [ackWR, k], yet, or at the code of the acceptor, when the first acceptor sends [ackWR, k], and only if the prophecy is false and the operations was not linearised before. In both cases,

```
1
   process Acceptor(int j) {
2
     val v := undef; int r := 0; int w := 0;
3
     start() {
4
       int i; msg m; int k;
5
       do { (i, m) := receive();
6
             switch (m) {
7
              case [RE, k]:
8
                if (k < r) { send(i, [nackRE, k]); }</pre>
9
                else { \langle r := k;
10
                         if (abs_res_r[k] = undef) {
                           if (proph_r[k] = (true, v)) {
11
                             if (count_r[k] = [(n+1)/2] - 1) {
12
13
                               14
                          count_r[k]++; send(i, [ackRE, k, v, w]); 
15
              case [WR, k, vW]:
16
                if (k < r) { send(j, i, [nackWR, k]); }</pre>
17
                else { < r := k; w := k; v := vW;
18
                         if (abs_res_w[k] = undef) {
19
                           if (!(proph_w[k] = undef)) {
20
                             if (proph_w[k]) {
21
                               if (count_w[k] = [(n+1)/2] - 1) {
22
                                 linWR(k, vW, true); } }
23
                             else { linWR(k, vW, false); } }
24
                         count_w[k]++; send(j, i, [ackWR, k]); }
25
             26
       while (true); } }
```

Figure 12. Instrumented implementation of acceptor processes.

we force the unspecified Boolean b to be false, which ensures that the abstract operation fails.

Theorem 3. The implementation of Round-Based Register in Figures 11 and 12 linearises with respect to its specification in Figure 10.

5 Multi-Paxos via Network Semantics Transformations

We now turn to more complicated distributed protocols that build upon the idea of Paxos consensus. Our ultimate goal is to reuse the verification result from the Sections 3–4, as well as the high-level round-based register interface. In this section, we will demonstrate how to reason about an implementation of Multi-Paxos as of an array of *independent* instances of the *Paxos* module defined previously, despite the subtle dependencies between its sub-components, as present in Multi-Paxos's "canonical" implementations [5, 15, 27]. While an abstraction of Multi-Paxos to an array of independent shared "single-shot" registers is almost folklore, what appears to be inherently difficult is to verify a Multi-Paxos-based consensus (*wrt.* to the array-based abstraction) by

means of *reusing* the proof of a SD-Paxos. All proofs of Multi-Paxos we are aware of are, thus, *non-modular* with respect to underlying SD-Paxos instances [5, 22, 24], *i.e.*, they require one to redesign the invariants of the *entire* consensus protocol.

This proof modularity challenge stems from the optimised nature of a classical Multi-Paxos protocol, as well as its real-world implementations [6]. In this part of our work is to distil such protocol-aware optimisations into a separate *network semantics layer*, and show that each of them refines the semantics of a Cartesian product-based view, *i.e.*, exhibits the very same client-observable behaviours. To do so, we will establishing the refinement between the optimised implementations of Multi-Paxos and a simple Cartesian product abstraction, which will allow to extend the register-based abstraction, explored before in this paper, to what is considered to be a canonical amortised Multi-Paxos implementation.

5.1 Abstract Distributed Protocols: Definitions and Properties.

We start by presenting the formal definitions of encoding distributed protocols (including Paxos), their message vocabularies, protocol-based network semantics, and the notion of an observable behaviours.

Protocols and messages. Figure 13 provides basic definitions of the distributed protocols and their components. Each protocol p is a tuple $\langle \Delta, \mathcal{M}, S_{int}, S_{rev}, S_{snd} \rangle$. Δ is a set of local states, which can be assigned to each of the participating nodes, also determining the node's role via an ad-

$\mathcal{P} \ni p \triangleq \langle \Delta, \mathcal{M}, \mathcal{S} \rangle$
$\varSigma \ni \sigma \triangleq Nodes \rightharpoonup \varDelta$
$\mathcal{S}_{\mathrm{int}} \in \varDelta imes \varDelta$
$\mathcal{S}_{ ext{rev}} \in arDelta imes \mathcal{M} imes arDelta$
$\mathcal{S}_{\mathrm{snd}} \in \varDelta imes \varDelta imes \wp(\mathcal{M})$

Figure 13. Protocols: states and transitions.

ditional tag,⁵ if necessary (*e.g.*, an acceptor and a proposer states in Paxos are different). \mathcal{M} is a "message vocabulary", determining the set of messages that can be used for communication between the nodes.

Messages can be thought of as JavaScript-like dictionaries, pairing unique fields (isomorphic to strings) with their values. For the sake of a uniform treatment, we assume that each message $m \in \mathcal{M}$ has at least two fields, from and to that point to the source and the destination node of a message, correspondingly. In addition to that, for simplicity we will assume that each message carries a Boolean field active, which is set to True when the message is sent and is set to False when the message is received by its destination node. This flag is required to keep history information about messages sent in the past, which is customary in frameworks for reasoning about distributed protocols [10, 23, 28]. We assume that a "message soup" M is a multiset of messages (*i.e.* a set with zero or more copies of each message) and we consider that each copy of the same message in the multiset has its own "identity", and we write $m \neq m'$ to represent that m and m' are not the same copy of a particular message.

Finally, $S_{\{int,rev,snd\}}$ are step-relations that correspond to the internal changes in the local state of a node (S_{int}), as well as changes associated with sending (S_{snd}) and receiving (S_{rev}) messages by a node, as allowed by the protocol. Specifically, S_{int} relates

⁵ We leave out implicit the consistency laws for the state, that are protocol-specific.

 $\begin{array}{ll} \begin{array}{ll} \text{STEPINT} & \text{STEPSEND} \\ n \in \text{dom}(\sigma) & \delta = \sigma(n) \\ \hline \langle \delta, \delta' \rangle \in p. \mathcal{S}_{\text{int}} & \sigma' = \sigma[n \mapsto \delta'] \\ \hline \langle \sigma, M \rangle \xrightarrow{p}_{\text{int}} \langle \sigma', M \rangle \end{array} & \begin{array}{l} \text{STEPSEND} \\ n \in \text{dom}(\sigma) & \delta = \sigma(n) & \langle \delta, \delta', \text{ms} \rangle \in p. \mathcal{S}_{\text{snd}} \\ \hline \sigma' = \sigma[n \mapsto \delta'] & M' = M \cup \text{ms} \\ \hline \langle \sigma, M \rangle \xrightarrow{p}_{\text{snd}} \langle \sigma', M' \rangle \end{array} \\ \\ \begin{array}{l} \text{STEPRECEIVE} \\ m \in M & m.active & m.to \in \text{dom}(\sigma) & \delta = \sigma(m.to) & \langle \delta, m, \delta' \rangle \in p. \mathcal{S}_{\text{rev}} \\ \hline m' = m[active \mapsto \text{False}] & \sigma' = \sigma[n \mapsto \delta'] & M' = M \setminus \{m\} \cup \{m'\} \\ \hline \langle \sigma, M \rangle \xrightarrow{p}_{\text{rev}} \langle \sigma', M' \rangle \end{array} \end{array}$

Figure 14. Transition rules of the simple protocol-aware network semantics

a local node state before and after the allowed internal change; S_{rcv} relates the initial state and an incoming message $m \in \mathcal{M}$ with the resulting state; S_{snd} relates the internal state, the output state and the set of atomically sent messages. For simplicity we will assume that id $\subseteq S_{int}$.

In addition, we consider $\Delta_0 \subseteq \Delta$ —the set of the allowed *initial* states, in which the system can be present at the very beginning of its execution. The global state of the network $\sigma \in \Sigma$ is a map from node identifiers ($n \in Nodes$) to local states from the set of states Δ , defined by the protocol.

Simple network semantics. The simple initial operational semantics of the network $(\stackrel{p}{\Longrightarrow} \subseteq (\Sigma \times \wp(\mathcal{M})) \times (\Sigma \times \wp(\mathcal{M})))$ is parametrised by a protocol p and relates the initial configuration (i.e., the global state and the set of messages) with the resulting configuration. It is defined via as a reflexive closure of the union of three relations $\stackrel{p}{\underset{\text{int}}{\longrightarrow}} \cup \stackrel{p}{\underset{\text{rev}}{\longrightarrow}} \cup \stackrel{p}{\underset{\text{snd}}{\longrightarrow}}$, their rules are given in Figure 14. The rule STEPINT corresponds to a node n picked non-deterministically from the

The rule STEPINT corresponds to a node n picked non-deterministically from the domain of a global state σ , executing an internal transition, thus changing its local state from δ to δ' . The rule STEPRECEIVE non-deterministically picks a m message from a message soup $M \subseteq \mathcal{M}$, changes the state using the protocol's receive-step relation $p.S_{rev}$ at the corresponding host node to, and updates its local state accordingly in the common mapping ($\sigma[to \mapsto \delta']$). Finally, the rule STEPSEND, non-deterministically picks a node n, executes a send-step, which results in updating its local state emission of a set of messages ms, which is added to the resulting soup. In order to "bootstrap" the execution, the initial states from the set $\Delta_0 \subseteq \Delta$ are assigned to the nodes.

We next define the observable protocol behaviours *wrt*. the simple network semantics as the prefix-closed set of all system's configuration traces.

Definition 1 (Protocol behaviours).

$$\mathcal{B}_{p} = \bigcup_{m \in \mathbb{N}} \left\{ \langle \langle \sigma_{0}, M_{0} \rangle, \dots, \langle \sigma_{m}, M_{m} \rangle \rangle \left| \begin{array}{c} \exists \delta_{0}^{n \in N} \in \Delta_{0}, \sigma_{0} = \biguplus_{n \in N} [n \mapsto \delta_{0}^{n}] \land \\ \langle \sigma_{0}, M_{0} \rangle \xrightarrow{p} \dots \xrightarrow{p} \langle \sigma_{m}, M_{m} \rangle \end{array} \right\} \right\}$$

That is, the set of behaviours captures all possible configurations of initial states for a fixed set of nodes $N \subseteq$ Nodes. In this case, the set of nodes N is an implicit parameter of the definition, which we fix in the remainder of this section.

Example 1 (Encoding SD-Paxos). An abstract distributed protocol for SD-Paxos can be extracted from the pseudo-code of Section 3 by providing a suitable small-step operational semantics à la Winskel [30]. We restraint ourselves from giving such formal semantics, but in Appendix D we outline how the distributed protocol would be obtained from the given operational semantics and from the code in Figures 3, 4 and 5.

5.2 Out-of-Thin-Air Semantics.

We now introduce an intermediate version of a simple protocol-aware semantics that generates messages "out of thin air" according to a certain predicate $\mathcal{P} \subseteq \Delta \times \mathcal{M}$, which determines whether a certain message can be generated by the network without exercising the corresponding send-transition. The rule is as follows:

$$\frac{n \in \mathsf{dom}(\sigma)}{\langle \sigma, M \rangle} \frac{\delta = \sigma(n)}{\langle \sigma, M \rangle} \frac{\mathcal{P}(\delta, m)}{\langle \sigma, M' \rangle} \frac{M' = M \cup \{m\}}{\langle \sigma, M' \rangle}$$

That is, a random message m can be sent at any moment in the semantics described by $\stackrel{p}{\Longrightarrow} \cup \stackrel{p,\mathcal{P}}{\underset{\text{ota}}{\longrightarrow}}$, given that the node n, "on behalf of which" the message is sent is in a state δ , such that $\mathcal{P}(\delta, m)$ holds.

Example 2. In the context of Single-Decree Paxos, we can define \mathcal{P} as follows:

$$\mathcal{P}(\delta, m) \triangleq m.content = [\texttt{RE}, k] \land \delta.\texttt{pid} = n \land \delta.\texttt{role} = Proposer \land k \leq \delta.\texttt{kP}$$

In other words, if a node n is a *Proposer* currently operating with a round δ .kP, the network semantics can always send another request "on its behalf", thus generating the message "out-of-thin-air". Importantly, the last conjunct in the definition of \mathcal{P} is in terms of \leq , rather than equality. This means that the predicate is intentionally loose, allowing for sending even "stale" messages, with expired rounds that are smaller than what n currently holds (no harm in that!).

By definition of single-decree Paxos protocol, the following lemma holds:

Lemma 1 (OTA refinement). $\mathcal{B}_{\underline{p}} \subseteq \mathcal{B}_p$, where p is an instance of the module *Paxos, as defined in Section 3 and in Example 1.*

5.3 Slot-Replicating Network Semantics.

With the basic definitions at hand, we now proceed to describing alternative network behaviours that make use of a specific protocol $p = \langle \Delta, \mathcal{M}, S_{int}, S_{rev}, S_{snd} \rangle$, which we will consider to be fixed for the remainder of this section, so we will be at times referring to its components (*e.g.*, S_{int} , S_{rev} , *etc*) without a qualifier.

SRSTEPINT	SRSTEPSEND					
$i \in I$ $n \in dom(\sigma)$	$i \in I$	$n \in dom(\sigma)$				
$\delta = \sigma(n)[i] \qquad \langle \delta, \delta' \rangle \in p.\mathcal{S}_{\text{int}}$	$\delta = \sigma(n)[i]$	$\langle \delta, \delta', ms angle \in p.\mathcal{S}_{ ext{snd}}$				
$\sigma' = \sigma[n[i] \mapsto \delta']$	$\sigma' = \sigma[n[i] \mapsto \delta']$	$M' = M \cup ms[slot \mapsto i]$				
$\langle \sigma, M \rangle \xrightarrow[]{\times}_{\text{int}} \langle \sigma', M \rangle$	$\langle \sigma, M \rangle$	$\xrightarrow[\text{snd}]{\times} \langle \sigma', M' \rangle$				
SRSTEPRECEIVE						
$m \in M$ m.active $m.to \in dc$						
$m' = m[active \mapsto False] \qquad \sigma'$	$\sigma' = \sigma(n)[m.slot \mapsto \delta']$	$M' = M \setminus \{m\} \cup \{m'\}$				
$\langle \sigma, M angle \stackrel{ imes}{\stackrel{ imes}{=}} \langle \sigma', M' angle$						




Figure 15 describes a semantics of a *slot-replicating* (SR) network that exercises multiple copies of the same protocol instance p_i for $i \in I$, some, possibly infinite, set of indices, to which we will be also referring as slots. Multiple copies of the protocol are incorporated by enhancing the messages from p's vocabulary \mathcal{M} with the corresponding indices, and implementing the on-site dispatch of the indexed messages to corresponding protocol instances at each node. The local protocol state of each node is, thus, no longer a single element being updated, but rather an *array*, mapping $i \in I$ into δ_i —the corresponding local state component. The small-step relation for SR semantics is denoted by $\stackrel{\times}{\Rightarrow}$. The rule SRSTEPINT is similar to STEPINT of the simple semantics, with the difference that it picks not only a node but also an index *i*, thus referring to a specific component $\sigma(n)[i]$ as δ and updating it correspondingly $(\sigma(n)[i] \mapsto \delta')$. For the remaining transitions, we postulate that the messages from p's vocabulary $p.\mathcal{M}$ are enhanced to have a dedicated field *slot*, which indicates a protocol copy at a node, to which the message is directed. The receive-rule SRSTEPRECEIVE is similar to STEPRECEIVE but takes into the account the value of m.slot in the received message m, thus redirecting it to the corresponding protocol instance and updating the local state appropriately. Finally, the rule SRSTEPSEND can be now executed for any slot $i \in I$, reusing most of the logic of the initial protocol and otherwise mimicking its simple network semantic counterpart STEPSEND.

Importantly, in this semantics, for two different slots i, j, such that $i \neq j$, the corresponding "projections" of the state behave *independently* from each other. Therefore, transitions and messages in the protocol instances indexed by i at different nodes *do not interfere* with those indexed by j. This observation can be stated formally. In order to do so we first defined the behaviours of slot-replicating networks and their projections as follows:

Definition 2 (Slot-replicating protocol behaviours).

$$\mathcal{B}_{\times} = \bigcup_{m \in \mathbb{N}} \left\{ \langle \langle \sigma_0, M_0 \rangle, \dots, \langle \sigma_m, M_m \rangle \rangle \left| \begin{array}{l} \exists \delta_0^{n \in N} \in \Delta_0, \\ \sigma_0 = \biguplus_{n \in N} [n \mapsto \{i \mapsto \delta_0^n \mid i \in I\}] \land \\ \langle \sigma_0, M_0 \rangle \xrightarrow{p} \dots \xrightarrow{p} \langle \sigma_m, M_m \rangle \end{array} \right\} \right\}$$

That is, the slot-replicated behaviours are merely behaviours with respect to networks, whose nodes hold *multiple instances* of the same protocol, indexed by slots $i \in I$. For a slot $i \in I$, we define *projection* $\mathcal{B}_{\times}|_i$ as a set of global state traces, where each node's local states is restricted only to its *i*th component. The following simulation lemma holds naturally, connecting the state-replicating network semantics and simple network semantics.

Lemma 2 (Slot-replicating simulation). For all $I, i \in I, \mathcal{B}_{\times}|_i = \mathcal{B}_p$.

Example 3 (Slot-replicating semantics and Paxos). Given our representation of Paxos using roles (acceptors/proposers) encoded via the corresponding parts of the local state δ , we can construct a "naïve" version of Multi-Paxos by using the SR semantics for the protocol. In such, every slot will correspond to a SD Paxos instance, not interacting with any other slots. From the practical perspective, such an implementation is rather non-optimal, as it does not exploit dependencies between rounds accepted at different slots.

5.4 Widening Network Semantics.

We next consider a version of the SR semantics, extended with a new rule for handling received messages. In the new semantics, dubbed *widening*, a node, upon receiving a message $m \in T$, where $T \subseteq p.\mathcal{M}$, for a slot *i*, *replicates* it for all slots from the index set *I*, for the very same node. The new rule is as follows:

$$\label{eq:WSTEPRECEIVET} \begin{split} & \underset{m \in M}{\text{m} \in M} \quad \underset{m.active}{\text{m}.active} \quad \underset{m.to \in \mathsf{dom}(\sigma)}{\text{m}.to \in \mathsf{dom}(\sigma)} \quad \begin{split} & \delta = \sigma(m.to)[m.slot] \\ & \delta(m,\delta') \in p.\mathcal{S}_{\mathsf{rev}} \quad m' = m[active \mapsto \mathsf{False}] \quad \sigma' = \sigma(n)[m.slot \mapsto \delta'] \\ & \underbrace{\mathsf{ms} = \mathsf{if} \ (m \in T) \ \mathsf{then} \ \left\{m' \mid m' = m[slot \mapsto j], j \in I\right\} \ \mathsf{else} \ \emptyset}_{& \langle \sigma, M \rangle \xrightarrow{\nabla}_{\mathsf{rev}}} \ \langle \sigma', (M \setminus \{m\}) \cup \{m'\} \cup \mathsf{ms} \rangle \end{split}$$

At first, this semantics seems rather unreasonable: it might create more messages than the system can "consume". However, it is possible to prove that, under certain conditions on the protocol p, the set of behaviours observed under this semantics (*i.e.*, with SRSTEPRECEIVE replaced by WSTEPRECEIVET) is *not larger* than \mathcal{B}_{\times} as given by Definition 2. To state this formally we first relate the set of "triggering" messages Tfrom WSTEPRECEIVET to a specific predicate \mathcal{P} .

Definition 3 (OTA-compliant message sets). The set of messages $T \subseteq p.\mathcal{M}$ is OTAcompliant with the predicate \mathcal{P} iff for any $b \in \mathcal{B}_p$ and $\langle \sigma, M \rangle \in b$, if $m \in M$, then $\mathcal{P}(\sigma(m.from), m)$.

In other words, the protocol p is relaxed enough to "justify" the presence of m in the soup at *any* execution, by providing the predicate \mathcal{P} , relating the message to the corresponding sender's state. Next, we use this definition to slot-replicating and widening semantics via the following definition.

Definition 4 (\mathcal{P} -monotone protocols). A protocol p is \mathcal{P} -monotone iff for any, $b \in \mathcal{B}_{\times}$, $\langle \sigma, M \rangle \in b$, m, i = m.slot, and $j \neq i$, if $\mathcal{P}(\sigma(m.\texttt{from})[i], \natural m)$ then we have that $\mathcal{P}(\sigma(m.\texttt{from})[j], \natural m)$, where $\natural m$ "removes" the slot field from m.

Less formally, Definition 4 ensures that in a slot-replicated product \times of a protocol p, different components cannot perform "out of sync" wrt. \mathcal{P} . Specifically, if a node in *i*th projection is related to a certain message $\natural m$ via \mathcal{P} , then any other projection j of the same node will be \mathcal{P} -related to this message, as well.

Example 4. This is a "non-example". A version of slot-replicated SD-Paxos, where we allow for arbitrary increments of the round *per-slot* at a same proposer node (*i.e.*, out of sync), would not be monotone *wrt*. \mathcal{P} from Example 2. In contrast, a slot-replicated product of SD-Paxos instances with fixed rounds is monotone *wrt*. the same \mathcal{P} .

Lemma 3. If T from WSTEPRECEIVET is OTA-compliant with predicate \mathcal{P} , such that $\mathcal{B}_{\underline{\mathcal{P}}} \subseteq \mathcal{B}_{\underline{\mathcal{P}}} \subseteq \mathcal{B}_{\underline{\mathcal{P}}}$ and p is \mathcal{P} -monotone, then $\mathcal{B}_{\underline{\nabla}} \subseteq \mathcal{B}_{\underline{\times}}$.

Example 5 (Widening semantics and Paxos). The SD-Paxos instance as described in Section 3 satisfies the refinement condition from Lemma 3. By taking

$$T = \{m \mid m = \{content = [RE, k]; ...\}\}$$

and using Lemma 3, we obtain the refinement between widened semantics and SR semantics of Paxos.

5.5 Optimised Widening Semantics.

Our next step towards a realistic implementation of Multi-Paxos out of SD-Paxos instances is enabled by an observation that in the widening semantics, the replicated messages are *always* targeting the same node, to which the initial message $m \in T$ was addressed. This means that we can optimise the receive-step, making it possible to execute multiple receive-transitions of the core protocol in batch. The following rule OWSTEPRECEIVET captures this intuition formally:

$$\label{eq:stepReceiveT} \begin{split} \frac{OWSTEPRECEIVET}{m \in M} & \underbrace{m.active \quad m.to \in \mathsf{dom}(\sigma) \quad \langle \sigma', \mathsf{ms} \rangle = \mathsf{receiveAndAct}(\sigma, n, m)}_{\langle \sigma, M \rangle \xrightarrow[\mathrm{rev}]{} \forall \sigma', M \setminus \{m\} \cup \{m[active \mapsto \mathsf{False}]\} \cup \mathsf{ms} \rangle \end{split}$$

where receiveAndAct $(\sigma, n, m) \triangleq \langle \sigma', \mathsf{ms} \rangle$, such that $\forall j \in I, \delta = \sigma(m.to)[j] \land \langle \delta_j, | m, \delta_j^1 \rangle \in p.\mathcal{S}_{\mathsf{rev}} \land \langle \delta_j^1, \delta_j^2 \rangle \in p.\mathcal{S}_{\mathsf{int}}^* \land \langle \delta_j^2, \delta_j^3, \mathsf{ms}_j \rangle \in p.\mathcal{S}_{\mathsf{snd}},$ $\forall j \in I, \sigma'(m.to)[j] = \delta_j^3,$ $\mathsf{ms} = \bigcup_j \{m[slot \mapsto j] \mid m \in \mathsf{ms}_j\}$

In essence, the rule OWSTEPRECEIVET blends several steps of the widening semantics together for a single message: (a) it first receives the message and replicates it for all slots at a destination node; (b) performs receive-steps for the message's replicas at each slot; (c) takes a number of internal steps, allowed by the protocol's S_{int} ; and (d) takes a send-transition, eventually sending all emitted message, instrumented with the corresponding slots.

 $\begin{array}{l} \textbf{BSTEPRECVB} \\ m \in M \quad m.active \quad m.to \in \mathsf{dom}(\sigma) \\ \langle \sigma', \mathsf{ms} \rangle = \mathsf{receiveAndAct}(\sigma, n, m) \\ M' = M \setminus \{m\} \cup \{m[active \mapsto \mathsf{False}]\} \\ \underline{m' = bunch(\mathsf{ms}, m.to, m.from)} \\ \langle \sigma, M \rangle \xrightarrow{B}_{\mathsf{rev}} \langle \sigma', M' \cup \{m'\} \rangle \end{array} \qquad \begin{array}{l} \textbf{BSTEPRECVU} \\ m \in M \quad m.active \quad m.to \in \mathsf{dom}(\sigma) \\ m \in M \quad m.ac$

where $bunch(ms, n_1, n_2) = \{msgs = ms; from = n_1; to = n_2; active = True\}$.

Figure 16. Added rules of the Bunching Semantics

Example 6. Continuing Example 5, with the same parameters, the optimising semantics will execute the transitions of an acceptor, *for all slots*, triggered by receiving a single [RE, k] message for a particular slot, sending back *all* the results for all the slots, which might either agree to accept the value or reject it.

The following lemma relates the optimising and the widening semantics.

Lemma 4 (Refinement for OW semantics). For any $b \in \mathcal{B}_{\underline{\nabla^*}}$ there exists $b' \in$

 $\mathcal{B}_{\underline{\nabla}}$, such that b can be obtained from b' by replacing sequences of configurations

 $[\langle \sigma_k, M_k \rangle, \dots, \langle \sigma_{k+m}, M_{k+m} \rangle]$ that have just a single node *n*, whose local state is affected in $\sigma_k, \dots, \sigma_{k+m}$, by $[\langle \sigma_k, M_k \rangle, \langle \sigma_{k+m}, M_{k+m} \rangle]$.

That is, behaviours in the optimised semantics are the same as in the widening semantics, modulo some sequences of locally taken steps that are being "compressed" to just the initial and the final configurations.

5.6 Bunching Semantics.

As the last step towards Multi-Paxos, we introduce the final network semantics that optimises executions according to $\stackrel{\nabla^*}{\Longrightarrow}$ described in previous section even further by making a simple addition to the message vocabulary of a slot-replicated SD Paxos bunched messages. A bunched message simply packages together several messages, obtained typically, as a result of a "compressed" execution via the optimised semantics from Section 5.5. We define two new rules for packaging and "unpackaging" certain messages in Figure 16. The two new rules can be added to enhance either of the versions of the slot-replicating semantics shown before. In essence, the only effect they have is to combine the messages resulting in the execution of the corresponding steps of an optimised widening (via BSTEPRECVB), and to unpackage the messages ms from a bunching message, adding them back to the soup (BSTEPRECVU). The following natural refinement result holds:

Lemma 5. For any $b \in \mathcal{B}_{\underline{B}}$ there exists $b' \in \mathcal{B}_{\underline{\nabla^*}}$, such that b' can be obtained from b by replacing all bunched messages in b by their msgs-component.

$(\stackrel{B}{\Longrightarrow})$		$\left(\xrightarrow{p}{\xrightarrow{\text{ota}}}\right)$	via Lm 1 refines	$(\stackrel{p}{\Longrightarrow})$
via Lm 5 refines		sim. via Lm	2	sim. via Lm 2
$(\stackrel{\nabla^*}{\Longrightarrow})$	via Lm 4 refines	$(\stackrel{\nabla}{\Rightarrow})$	via Lm 3 refines	$(\stackrel{\times}{\Rightarrow})$

Figure 17. Refinement between different network semantics.

The rule BSTEPRECVU enables effective local caching of the bunched messages, so they are processed *on demand* on the recipient side (*i.e.*, by the per-slot proposers), allowing the implementation to *skip* an entire communication round of Phase 1.

5.7 The Big Picture.

What exactly have we achieved by introducing the described above family of semantics? As illustrated in Figure 17, all behaviours of the leftmost-topmost, bunching semantics, which corresponds precisely to an implementation of Multi-Paxos with an "amort-ised" Phase 1, can be transitively related to the corresponding behaviours in the rightmost, vanilla slot-replicated version of a simple semantics (via the correspondence from Lemma 1) by constructing the corresponding refinement mappings [1], delivered by the proofs of Lemmas 3–5.

From the perspective of Rely/Guarantee reasoning, which was employed in Section 4, the refinement result from Figure 17 justifies the replacement of a semantics on the right of the diagram by one to the left of it, as all program-level assertions will remain substantiated by the corresponding system configurations, as long as they are *stable (i.e., resilient wrt. transitions taken by nodes different from the one being verified), which they are in our case.*

6 Putting It All Together

We culminate our story of faithfully deconstructing and abstracting Paxos via a roundbased register, as well as recasting Multi-Paxos via a series of network transformations, by showing how to *implement* the register-based abstraction from Section 3 in tandem with the network semantics from Section 5 in order to deliver provably correct, yet efficient, implementation of Multi-Paxos.

```
The crux of the composition of
                                       val sdp = sdRegisterProvider.get();
                                    1
the two results-a register-based ab-
                                    2 sdp.proposeP(v);
straction of single-decree Paxos and
                                    3 val mp1 = mRegisterProvider.get(1);
a family of semantics-preserving net-
                                        val mp2 = mRegisterProvider.get(2);
                                    4
work transformations-is a conveni-
                                    5
                                        mp1.proposeP(v); mp2.proposeP(v);
ent interface for the end client, so she
                                        Figure 18. Working with register providers.
could interact with a consensus in-
```

stance via the proposeP method, no matter whether she is interacting with singledecree Paxos or with a particular slot of a Multi-Paxos implementation. To do so, we

propose to introduce a *register provider*—a service that would give a client a "reference" to the consensus object to interact with. A pseudo-code of interaction with a provider is in Figure 18, where the client requests both a single-decree instance (line 1), and two specific specific slots, 1 and 2, of Multi-Paxos instance (lines 3–4), by providing an additional slot parameter in the latter case. In all three cases the client then proposes the very same value in all three instances that all run the same machinery, which we have verified *wrt*. linearisability in Section 3.

What differs in the two implementations and is hidden from the client is the semantics of the network layer giving the meaning to send() and receive() primitives, used by the bottom layer (*cf.* left part of Figure 2) of the register-based implementation. This semantics is encapsulated by the providers that corresponding register instance implementation runs upon (without changing the register's code). For instance, the network layer corresponding to mRegisterProvider "overloads" the send/receive primitives from Figures 3 and 4 to follow the bunching network semantics, described in Section 5.6. We implemented this decomposition of the register/network semantics in a proof-of-concept prototype written in Scala/Akka.⁶ We relied on the abstraction mechanisms of Scala, allowing us to implement the register logic, verified in Section 4, separately from the network middle-ware, which has provided a family of Semantics from Section 5. Together, they provide a family of provably correct, modularly verified *distributed* implementations, coming with a simple *shared memory-like* interface.

7 Related Work

Proofs of Linearisability via Rely/Guarantee. Our work builds on the results of Boichat *et al.* [3], who were first to propose to a systematic deconstruction of Paxos into read/write operations of a *round-based register* abstraction. We extend and harness those abstractions, by intentionally introducing more non-determinism into them, which allows us to provide the first modular (*i.e.*, mutually independent) proofs of Proposer and Acceptor using Rely/Guarantee with linearisation points and prophecies. While several logics have been proposed recently to prove linearisability of concurrent implementations using Rely/Guarantee reasoning [14, 18, 19, 26], none of them considers message-passing distributed systems or consensus protocols.

Verification of Paxos-family Algorithms. Formal verification of different versions of Paxos family protocols *wrt.* inductive invariants and liveness has been a focus of multiple verification efforts in the past fifteen years. To name just a few, Lamport has specified and verified Fast Paxos [17] using TLA+ and its accompanying model checker [32]. Chand *et al.* used TLA+ to specify and verify Multi-Paxos implementation, similar to the one we considered in this work [5]. A version of Single-Decree Paxos has been verified by Kellomaki using the PVS theorem prover [13]. Jaskelioff and Merz have verified Disk Paxos in Isabelle/HOL [12]. More recently, Rahli *et al.* formalised an executable version of Multi-Paxos in EventML [24], a dialect of NuPRL. Dragoi *et al.* [8] implemented and verified a single-decree Paxos in the PSYNC framework, which implements a partially synchronised model [7], supporting automated

⁶ The code is available at https://github.com/UCL-PPLV/protocol-combinators.

proofs of system invariants. Padon *et al.* have proved the system invariants and the consensus property of both simple Paxos and Multi-Paxos using a human-assisted verification tool IVY [22,23].

Unlike all those verification efforts that consider (Multi-/Disk/Fast/...)Paxos as a *single monolithic protocol*, our approach provides the first *modular* verification of single-decree Paxos using Rely/Guarantee framework, as well as the first verification of Multi-Paxos, which directly reuses the proof of SD-Paxos.

Compositional Reasoning about Distributed Systems. Several recent works have partially addressed modular formal verification of distributed systems. The IronFleet framework by Hawblitzel *et al.* has been used to verify both safety and liveness of a real-world implementation of a Paxos-based replicated state machine library and a lease-based shared key-value store [10]. While the proof is structured in a modular way by composing specifications in a way similar to our decomposition in Sections 3–4, that work does not address the linearisability and does not provide composition of proofs about complex protocols (*e.g.*, Multi-Paxos) from proofs about its subparts

The Verdi framework for deductive verification of distributed systems [29, 31] suggests the idea of *Verified System Transformers* (VSTs), as a way to provide *vertical composition* of distributed system implementation. While Verdi's VSTs are similar in its purpose and idea to our network transformations, they *do not* exploit the properties of the protocol, which was crucial for us to verify Multi-Paxos's implementation.

The DISEL framework [25, 28] addresses the problem of *horizontal composition* of distributed protocols and their client applications. While we do not compose Paxos with any clients in this work, we believe its register-based specification could be directly employed for verifying applications that use Paxos as its sub-component, which is what is demonstrated by our prototype implementation.

8 Conclusion and Future Work

In this work, we have proposed and explored two complementary mechanisms for modular verification of Paxos-family consensus protocols [15]: (a) non-deterministic register-based specifications in the style of Boichat *et al.* [3], which allow one to decompose the proof of protocol's linearisability into separate independent "layers", and (b) a family of protocol-aware transformations of network semantics, making it possible to reuse the verification effort for simple Paxos for establishing the correctness of its multislot version, Multi-Paxos [27]. We believe that the applicability of these mechanisms spreads beyond reasoning about Paxos and its variants. In particular, we are going to explore the use of register-based abstractions for verification of other consensus protocols, such as Raft [21] and PBFT [4]. We are also going to employ network transformations to verify implementations of Mencius [20], and accommodate more protocol-specific optimizations, such as implementation of master leases and epoch numbering [6].

References

1. M. Abadi and L. Lamport. The existence of refinement mappings. In *LICS*, pages 165–175. IEEE Computer Society, 1988.

- 26 García-Pérez et al.
- R. Boichat, P. Dutta, S. Frølund, and R. Guerraoui. Deconstructing Paxos, 2001. OAI-PMH server at infoscience.epfl.ch, record 52373 (http://infoscience.epfl.ch/record/ 52373).
- R. Boichat, P. Dutta, S. Frølund, and R. Guerraoui. Deconstructing paxos. SIGACT News, 34(1):47–67, 2003.
- M. Castro and B. Liskov. Practical Byzantine Fault Tolerance. In OSDI, pages 173–186. USENIX Association, 1999.
- 5. S. Chand, Y. A. Liu, and S. D. Stoller. Formal Verification of Multi-Paxos for Distributed Consensus. In *FM*, volume 9995 of *LNCS*, pages 119–136, 2016.
- T. Chandra, R. Griesemer, and J. Redstone. Paxos made live: an engineering perspective. In PODC, pages 398–407. ACM, 2007.
- B. Charron-Bost and S. Merz. Formal verification of a consensus algorithm in the heard-of model. Int. J. Software and Informatics, 3(2-3):273–303, 2009.
- C. Dragoi, T. A. Henzinger, and D. Zufferey. PSync: a partially synchronous language for fault-tolerant distributed algorithms. In *POPL*, pages 400–415. ACM, 2016.
- I. Filipovic, P. W. O'Hearn, N. Rinetzky, and H. Yang. Abstraction for concurrent objects. *Theor. Comput. Sci.*, 411(51-52):4379–4398, 2010.
- C. Hawblitzel, J. Howell, M. Kapritsos, J. R. Lorch, B. Parno, M. L. Roberts, S. T. V. Setty, and B. Zill. IronFleet: proving practical distributed systems correct. In SOSP, pages 1–17. ACM, 2015.
- M. Herlihy and J. M. Wing. Linearizability: A correctness condition for concurrent objects. ACM Trans. Program. Lang. Syst., 12(3):463–492, 1990.
- 12. M. Jaskelioff and S. Merz. Proving the correctness of disk paxos. *Archive of Formal Proofs*, 2005, 2005.
- P. Kellomäki. An Annotated Specification of the Consensus Protocol of Paxos Using Superposition in PVS. Technical Report Report 36, Tampere University of Technology. Institute of Software Systems, 2004.
- A. Khyzha, A. Gotsman, and M. J. Parkinson. A Generic Logic for Proving Linearizability. In *FM*, volume 9995 of *LNCS*, pages 426–443. Springer, 2016.
- 15. L. Lamport. The part-time parliament. ACM Trans. Comput. Syst., 16(2):133-169, 1998.
- 16. L. Lamport. Paxos made simple. SIGACT News, 32, 2001.
- 17. L. Lamport. Fast paxos. Distributed Computing, 19(2):79-103, 2006.
- H. Liang and X. Feng. Modular verification of linearizability with non-fixed linearization points. In *PLDI*, pages 459–470. ACM, 2013.
- H. Liang and X. Feng. A program logic for concurrent objects under fair scheduling. In POPL, pages 385–399. ACM, 2016.
- Y. Mao, F. P. Junqueira, and K. Marzullo. Mencius: Building Efficient Replicated State Machine for WANs. In OSDI, pages 369–384. USENIX Association, 2008.
- D. Ongaro and J. K. Ousterhout. In search of an understandable consensus algorithm. In 2014 USENIX Annual Technical Conference, pages 305–319, 2014.
- O. Padon, G. Losa, M. Sagiv, and S. Shoham. Paxos Made EPR: Decidable Reasoning about Distributed Protocols. In *OOPSLA*, 2017. To appear.
- O. Padon, K. L. McMillan, A. Panda, M. Sagiv, and S. Shoham. Ivy: safety verification by interactive generalization. In *PLDI*, pages 614–630. ACM, 2016.
- 24. V. Rahli, D. Guaspari, M. Bickford, and R. L. Constable. Formal specification, verification, and implementation of fault-tolerant systems using EventML. In *AVOCS*. EASST, 2015.
- I. Sergey, J. R. Wilcox, and Z. Tatlock. Programming and Proving with Distributed Protocols. In *POPL*. ACM, 2018. To appear.
- V. Vafeiadis. *Modular fine-grained concurrency verification*. PhD thesis, University of Cambridge, 2007.

- R. van Renesse and D. Altinbuken. Paxos Made Moderately Complex. ACM Comput. Surv., 47(3):42:1–42:36, 2015.
- J. R. Wilcox, I. Sergey, and Z. Tatlock. Programming Language Abstractions for Modularly Verified Distributed Systems. In SNAPL, volume 71 of LIPIcs, pages 19:1–19:12. Schloss Dagstuhl, 2017.
- J. R. Wilcox, D. Woos, P. Panchekha, Z. Tatlock, X. Wang, M. D. Ernst, and T. E. Anderson. Verdi: a framework for implementing and formally verifying distributed systems. In *PLDI*, pages 357–368. ACM, 2015.
- G. Winskel. *The Formal Semantics of Programming Languages*. The MIT Press, Cambridge, Massachusetts, 1993.
- D. Woos, J. R. Wilcox, S. Anton, Z. Tatlock, M. D. Ernst, and T. E. Anderson. Planning for change in a formal verification of the Raft Consensus Protocol. In *CPP*, pages 154–165. ACM, 2016.
- 32. Y. Yu, P. Manolios, and L. Lamport. Model Checking TLA⁺ Specifications. In *CHARME*, volume 1703 of *LNCS*, pages 54–66. Springer, 1999.

A Proof Outline of Module Paxos

Proof (Theorem 1). By the following proof of linearisation. The following predicates state the relation that connects the concrete with the abstract state and the invariant of Paxos:

$$\begin{array}{l} AbsP \equiv \texttt{abs_vP} = \texttt{vRC} \land (\texttt{abs_vP} = \texttt{undef} \lor \texttt{abs_vP} \in \texttt{valsRC})\\ InvP \equiv \texttt{valsRC} \subseteq \{v \mid \exists (i,b). \texttt{ptp}[i] = (b, v)\}. \end{array}$$

We consider actions (ProposeP1)

$$\begin{split} & \texttt{abs_vP} = \texttt{vP} = \texttt{undef} \land v \neq \texttt{undef} \land v \in \texttt{valsRC} = V \land \\ & I = \{i \mid \texttt{ptp}[i] = (\texttt{true, } v)\} \land (\bigwedge_{i \in I} \texttt{abs_resP}[i] = \texttt{undef}) \\ & \leadsto \\ & \texttt{abs_vP} = \texttt{vP} = v \land \texttt{valsRC} = V \land \\ & (\bigwedge_{i \in I} (\texttt{ptp}[i] = (\texttt{false, } v) \land \texttt{abs_resP}[i] = v)), \end{split}$$

(ProposeP2)

$$\begin{split} & \texttt{abs_vP} = \texttt{vP} = v \land v \neq \texttt{undef} \land I = \{i \mid \texttt{ptp}[i] = (\texttt{true, } v)\} \land \\ & (\bigwedge_{i \in I} \texttt{abs_resP}[i] = \texttt{undef}) \\ & \sim \\ & \texttt{abs_vP} = \texttt{vP} = v \land (\bigwedge_{i \in I} (\texttt{ptp}[i] = (\texttt{false, } v) \land \texttt{abs_resP}[i] = v)), \end{split}$$

 $(ProposeP3)_i$

$$\begin{split} &\texttt{abs_vP} = \texttt{vP} = \texttt{undef} \land v \neq \texttt{undef} \land v = \texttt{ptp}[i] \land \\ &I = \{i \mid \texttt{ptp}[i] = (\texttt{true, } v)\} \land (\bigwedge_{i \in I} \texttt{abs_resP}[i] = \texttt{undef}) \\ & \leadsto \\ &\texttt{abs_vP} = \texttt{vP} = v \land (\bigwedge_{i \in I} (\texttt{ptp}[i] = (\texttt{false, } v) \land \texttt{abs_resP}[i] = v)), \end{split}$$

and $(ProposeP4)_i$

 $\begin{array}{l} \operatorname{abs_vP} = \operatorname{vP} = v \land v \neq \operatorname{undef} \land I = \{i \mid \operatorname{ptp}[i] = (\operatorname{true}, v)\} \land \\ (\bigwedge_{i \in I} \operatorname{abs_resP}[i] = \operatorname{undef}) \land v' \neq v \land v' \neq \operatorname{undef} \land \\ \operatorname{ptp}[i] = v' \land \operatorname{abs_resP}[i] = \operatorname{undef} \\ \sim \\ \operatorname{abs_vP} = \operatorname{vP} = v \land (\bigwedge_{i \in I} (\operatorname{ptp}[i] = (\operatorname{false}, v) \land \operatorname{abs_resP}[i] = v)) \land \\ \operatorname{ptp}[i] = \operatorname{undef} \land \operatorname{abs_resP}[i] = v. \end{array}$

The guarantee relation for proposeP(v0) is

 $(ProposeP1) \cup (ProposeP2) \cup (ProposeP3)_{pid()} \cup (ProposeP4)_{pid()}$

where pid() is the process identifier of the proposer, and the rely relation is

 $(ProposeP1) \cup (ProposeP2) \cup \bigcup_{i \neq pid(i)} ((ProposeP3)_i \cup (ProposeP4)_i).$

```
1 val abs_vP := undef;
 2
    (bool \times val) ptp[1..n] := undef;
 3
    single bool abs_resP[1..n] := undef;
 4
    proposeP(val v0) {
 5
       int k; bool res; val v;
       assume(!(v0 = undef));
 6
 7
        \{ \texttt{ptp[pid()]} = \texttt{undef} \land AbsP \land InvP \}
       k := pid(); ptp[pid()] := (true, v0);
 8
       \{ pid() = k \land AbsP \land InvP \}
 9
10
       do {
11
          \{ \texttt{pid}() = ((\texttt{k}-1) \mod n) + 1 \land AbsP \land InvP \}
12
          ( (res, v) := proposeRC(k, v0);
13
            if (res) {
14
               for (i := 1, i <= n, i++) {
                 if (ptp[i] = (true, v)) { lin(i); ptp[i] := (false, v); } }
15
               if (!(v = v0)) { lin(pid()); ptp[pid()] := (false, v0); } }
16
             \int ((res = true \land abs_vP = abs_resP[pid()] = v) \lor res = false) \land
17
             ptp[pid()] = (false, v) \land pid() = k \mod n \land AbsP \land InvP
18
          >
           \int \left( \left( \texttt{res} = \texttt{true} \land \texttt{abs}\_\texttt{vP} = \texttt{abs}\_\texttt{resP}[\texttt{pid}()] = \texttt{v} \right) \lor \texttt{res} = \texttt{false} \right) \land
19
          ptp[pid()] = (false, v) \land pid() = k \mod n \land AbsP \land InvP
20
          k := k + n;
           \int ((res = true \land abs_vP = abs_resP[pid()] = v) \lor res = false) \land
21
          ptp[pid()] = (false, v) \land pid() = k \mod n \land AbsP \land InvP
22
       } while (!res);
        (abs_vP = abs_resP[pid()] = v \land
23
        \left\{ ptp[pid()] = (false, v) \land pid() = k \mod n \land AbsP \land InvP \right\}
24
       return v; }
```

B Proof Outline of Module Round-Based Consensus

Proof (Theorem 2). By the following proof of linearisation. The following predicates state the abstract relation AbsRC between the concrete and the abstract state in the instrumented implementation of Figure 9.

 $AbsRC \equiv abs_vRC = vRR \land abs_roundRC \le roundRR \land abs_valsRC = valsRR \setminus \{undef\}.$

Variables vRR, roundRR and valsRR are respectively the decided value, the round and the set of values from the module *Round-Based Register*. Predicate *AbsRC* ensures that the abstract abs_vRC and concrete vRR coincide, that the abstract round abs_roundRC is less or equal than the concrete roundRR, and that the abstract abs_valsRC corresponds to the concrete valsRR minus undef.

The following predicate states the invariant *InvRC* of Round-Based Consensus.

$$InvRC \equiv (abs_vRC = undef \lor (v \neq undef \land abs_vRC = v \land v \in abs_valsRC)).$$

The invariant ensures that either no value has been decided yet (*i.e.* $abs_vRC = undef$), or otherwise a value $v \neq undef$ has been decided (*i.e.* $abs_vRC = v$) and the abstract abs_valsRC contains v.

Now we define the rely and guarantee relations. We consider the actions $(ProposeRC1)_k$

$$\begin{split} \texttt{abs_roundRC} &\leq k = \texttt{roundRR} \land \texttt{abs_vRC} = \texttt{undef} \land \texttt{abs_valsRC} = V \\ &\sim \\ \texttt{abs_roundRC} = \texttt{roundRR} = k \land \texttt{abs_vRC} = v \land v \neq \texttt{undef} \land \\ \texttt{abs_valsRC} = V \cup \{v\} \land \texttt{abs_resRC} = (\texttt{true, } v), \end{split}$$

 $(ProposeRC2)_k$

```
\begin{split} \texttt{abs\_roundRC} &\leq k = \texttt{roundRR} \land \texttt{abs\_vRC} = v \land v \neq \texttt{undef} \land \\ v \in \texttt{abs\_valsRC} = V \\ &\rightsquigarrow \\ \texttt{abs\_roundRC} = \texttt{roundRR} = k \land \texttt{abs\_vRC} = v \land v \neq \texttt{undef} \land \texttt{abs\_valsRC} = V, \end{split}
```

 $(ProposeRC3)_k$

```
\begin{split} \texttt{abs\_roundRC} &= k \wedge \texttt{roundRR} = k' \wedge k \leq k' \wedge \texttt{abs\_vRC} = \texttt{undef} \land \\ \texttt{abs\_valsRC} &= V \\ & \leadsto \\ \texttt{abs\_roundRC} &= k \wedge \texttt{roundRR} = k' \wedge \texttt{abs\_vRC} = \texttt{undef} \land v \neq \texttt{undef} \land \\ \texttt{abs\_valsRC} &= V \cup \{v\}, \end{split}
```

and $(ReadRC)_k$

 $roundRR \leq k \rightsquigarrow roundRR = k.$

The guarantee relation for proposeRC(k, v0) is

 $(ProposeRC1)_k \cup (ProposeRC2)_k \cup (ProposeRC3)_k \cup (ReadRC)_k$

and the rely relation is

 $\bigcup_{(k \bmod n) \neq (k \bmod n)} ((\texttt{ProposeRC1})_k \cup (\texttt{ProposeRC2})_k \cup (\texttt{ProposeRC3})_k \cup (\texttt{Read})_k).$

The proof outline below helps to show that if $AbsRel \wedge Inv$ holds at the beginning of the method invocation of the annotated program, then it also holds at the end of the method invocation after the abstract operation has been performed at the linearisation point, and that the abstract result abs_resRC coincides with the result of the concrete method. It also helps to show that the method ensures the guarantee relation, that is, the states between each atomic operation are related by the guarantee condition.

```
val abs_vRC := undef;
 1
 2
     int abs_roundRC := 0;
 3
     set of val abs_valsRC := {};
 4
     proposeRC(int k, val v0) {
        single (bool 	imes val) abs_resRC := undef;
 5
 6
        bool res; val v;
        assume(!(v0 = undef));
 7
 8
        assume(pid() = ((k - 1) \mod n) + 1;
         \int pid() = ((k-1) \mod n) + 1 \land v0 \neq undef \land abs_resRC = undef \land
 9
         AbsRC \wedge InvRC
10
        ( (res, v) := read(k);
11
          if (res = false) { linRC(undef, _); }
             ((\texttt{res} = \texttt{true} \land \texttt{v} = \texttt{vRR} \land \texttt{vRR} \neq \texttt{undef} \land \texttt{k} = \texttt{roundRR})
               \lor (resR = true \land v \in valsRR)
12
               \lor (res = false \land abs_resRC = (false, _))) \land
            pid() = ((k-1) \mod n) + 1 \land v0 \neq undef \land AbsRC \land InvRC
13
        ((\texttt{res} = \texttt{true} \land \texttt{v} = \texttt{vRR} \land \texttt{vRR} \neq \texttt{undef} \land \texttt{k} \leq \texttt{roundRR})
            \lor (res = true \land v \in valsRR)
14
            \lor (res = false \land abs_resRC = (false, _)) \land
          pid() = ((k-1) \mod n) + 1 \land v0 \neq undef \land AbsRC \land InvRC
15
        if (res) {
           \int ((v = vRR \land vRR \neq undef \land k \leq roundRR) \lor (v \in valsRR)) \land
16
            | pid() = ((k-1) \mod n) + 1 \land v0 \neq undef \land AbsRC \land InvRC | 
          if (v = undef) {
17
              \int v = undef \land v \in valsRR \land
18
               \big| pid() = ((k-1) \mod n) + 1 \land v0 \neq undef \land AbsRC \land InvRC 
19
             v := v0;
              \int v = v0 \wedge
20
              pid() = ((k-1) \mod n) + 1 \land v0 \neq undef \land AbsRC \land InvRC
21
          }
           \int ((v = vRR \land k \le roundRR) \lor v \in valsRR \lor v = v0) \land
22
           pid() = ((k-1) \mod n) + 1 \land v \neq undef \land AbsRC \land InvRC
23
           ( res := write(k, v);
24
             if (res) { linRC(v, true); }
25
             else { linRC(v, false); }
```

26
$$\begin{cases} \left(\left(\operatorname{res} = \operatorname{true} \land vRR = v \land k = \operatorname{abs_roundRC} = \operatorname{roundRR} \land \\ \operatorname{abs_resRC} = (\operatorname{true}, v)\right) \\ \lor \left(\operatorname{res} = \operatorname{false} \land \operatorname{abs_resRC} = \operatorname{false}\right)\right) \land \\ v \in \operatorname{valsRC} \land \operatorname{pid}() = \left((k-1) \mod n\right) + 1 \land \operatorname{AbsRC} \land \operatorname{InvRC} \end{cases} \end{cases}$$
27
$$\begin{cases} \left(\left(\operatorname{res} = \operatorname{true} \land vRR = v \land k \leq \operatorname{roundRR} \land \operatorname{abs_resRC} = (\operatorname{true}, v)\right) \\ \lor \left(\operatorname{res} = \operatorname{false} \land \operatorname{abs_resRC} = (\operatorname{false}, _)\right)\right) \land \\ v \in \operatorname{valsRC} \land \operatorname{pid}() = \left((k-1) \mod n\right) + 1 \land \operatorname{AbsRC} \land \operatorname{InvRC} \end{cases} \end{cases}$$
29 if (res) {
30
$$\begin{cases} \operatorname{vRR} = v \land k \leq \operatorname{roundRR} \land \operatorname{abs_resRC} = (\operatorname{true}, v) \land \\ v \in \operatorname{valsRC} \land \operatorname{pid}() = \left((k-1) \mod n\right) + 1 \land \operatorname{AbsRC} \land \operatorname{InvRC} \end{cases}$$
31 return (true, v); } }
32
$$\begin{cases} \operatorname{abs_resRC} = (\operatorname{false}, _) \land \operatorname{pid}() = \left((k-1) \mod n\right) + 1 \land \operatorname{AbsRC} \land \operatorname{InvRC} \end{cases}$$
33 return (false, _); }

C Proof Outline of Module Round-Based Register

Proof (Theorem 3). We use the predicates *sent* and *received* to represent the state of the network. The predicate sent(i, j, m) is true iff process *i* sent message *m* to process *j*. The predicate received(j, i, m) is true iff, in turn, process *j* received message *m* from *i*.

We introduce the following abbreviations for the state of the network:

$$sent(i, j, msg, m) \equiv m \in M \land m.from = i \land m.to = j \land m.content = msg$$

$$received(j, i, msg, m) \equiv m \in M \land m.from = i \land m.to = j \land m.content = msg \land m.active = False$$

$$reqRE(i, j, k, m) \equiv sent(i, j, [RE, k], m) \land \neg(\exists (k', v). sent(j, i, [ackRE, k, v, k'], m))$$

$$ackRE(j, i, k, v, k', m) \equiv received(j, i, [RE, k], m) \land sent(j, i, [ackRE, k, v, k'], m)$$

$$reqWR(i, j, k, v, m) \equiv sent(i, j, [WR, k, v], m) \land \neg sent(j, i, [ackWR, k], m)$$

$$ackWR(j, i, k, v) \equiv received(j, i, [WR, k, v], m) \land sent(j, i, [ackWR, k], m)$$

In our proofs of linearisation we consider the following proof rules

 $\overline{\{\neg(\exists m'. m' = m \land sent(pid(), j, msg, m')) \land p\}}$ send(j, msg) $\{sent(pid(), j, msg, m) \land p\}$

 $\begin{array}{c} \hline \{\neg(\exists m'.\ m'=m \land received(\texttt{pid}(),i,msg,m')) \land p\} \\ (\texttt{i, msg}) := \texttt{receive}() \\ \{sent(i,\texttt{pid}(),msg,m) \land received(\texttt{pid}(),i,msg,m) \land \texttt{i} = i \land \texttt{msg} = msg \land p\} \end{array}$

31

which are sound under the network semantics of Section 5 and under the operational semantics of our pseudo-code that we outline in Appendix D.

The following abbreviations express the invariant that connects the auxiliary variables count_r and count_w with the cardinality of the corresponding quorums.

$$\begin{aligned} CountR(k) &\equiv \texttt{count_r[k]} = \\ & |\{j \mid \exists (k', v.m). \ ackRE(j, ((k-1) \bmod n) + 1, k, v, k', m)\}| \\ CountW(k) &\equiv \texttt{count_w[k]} = \\ & |\{j \mid \exists (v,m). \ ackWR(j, ((k-1) \bmod n) + 1, k, v, m)\}| \\ Count(k) &\equiv CountR(k) \land CountW(k) \end{aligned}$$

The following predicates state the abstract relation AbsRR between the concrete and the abstract state in the instrumented implementation of Figures 11 and 12.

$$\begin{split} Abs V(v,k) &\equiv (\texttt{abs_vRR} = v \neq \texttt{undef} \land k = \texttt{abs_roundRR}) \\ &\implies \exists Q. \ (|Q| \geq \lceil (n+1)/2 \rceil \land \\ &\forall j \in Q. \ \exists m. \ ackWR(j, ((k-1) \bmod n) + 1, k, v, m)) \\ Abs Vals(v) &\equiv v \in \texttt{abs_valsRR} \\ &\implies (v \in \texttt{undef} \\ &\lor \exists (j, k, m). \ req WR(((k-1) \bmod n) + 1, j, k, v, m)) \\ AbsRound(k) &\equiv \texttt{abs_roundRR} = k = 0 \\ &\lor (\texttt{abs_roundRR} = \max\{k \mid \texttt{count_w}[k] \geq \lceil (n+1)/2 \rceil \\ &\lor \texttt{count_r}[k] \geq \lceil (n+1)/2 \rceil\}) \\ AbsRR &\equiv \forall (v, k). \ (AbsV(v, k) \land AbsVals(v) \land AbsRound(k)) \end{split}$$

The following predicates state the invariant InvRR of Round-Based Register.

$$\begin{aligned} Read(j,k) &\equiv j.r = k > 0 \\ &\implies (\exists (v,m). ackWR(j, ((k-1) \bmod n) + 1, k, v, m) \\ &\lor \exists (k',m). ackRE(j, ((k-1) \bmod n) + 1, k, v, k', m)) \end{aligned}$$

$$\begin{aligned} Val(j,v) &\equiv j.v = v \neq undef \\ &\iff \exists (k,m). ackWR(j, ((k-1) \bmod n) + 1, k, v, m) \\ ProphR1(k) &\equiv (proph_r[k] = (k', v) \land count_r[k] \ge \lceil (n+1)/2 \rceil) \\ &\implies abs_res_r[k] = (true, v) \end{aligned}$$

$$\begin{aligned} ProphR2(k) &\equiv proph_r[k] = (false, _) \implies abs_res_r[k] = undef \\ ProphW1(k) &\equiv (proph_w[k] = true \land count_w[k] \ge \lceil (n+1)/2 \rceil) \\ &\implies abs_res_w[k] = true \end{aligned}$$

$$\begin{aligned} ProphW2(k) &\equiv (proph_w[k] = false \land count_w[k] > 0) \\ &\implies abs_res_w[k] = false \\ ProphW3(k) &\equiv (proph_w[k] = false \land count_w[k] = 0) \\ &\implies abs_res_w[k] = undef \end{aligned}$$

$$\begin{aligned} Proph(k) &\equiv ProphR1(k) \land ProphW2(k) \land ProphW3(k) \\ InvRR &\equiv \forall (j,k,v). (j.r \ge j.w \land Read(j,k) \land Val(j,v) \land Count(k) \land Proph(k)). \end{aligned}$$

The proof of Theorem 3 involves two proofs of linearisation for read and write respectively, and one proof proving that the code of acceptors meets the invariant $AbsRR \land InvRR$.

Now we define the rely and guarantee relations. We consider three kinds of actors in the system corresponding to each of the proofs: reader, writer, and acceptor. We define first the guarantee relations for each of the actors, and then we express the rely relation for each actor as a combination of the guarantee relations of the other actors. Consider the actions (Send)(i,j,msq)

$$m.from = i \land m.to = j \land m.content = msg \rightsquigarrow sent(i, j, msg, m),$$

and (Receive)_(j,i,msg)

 $m.from = i \land m.to = j \land m.content = msg \land \neg(received(j, i, msg, m)) \\ \sim sent(i, j, msg, m) \land received(j, i, msg, m),$

which model sending and receiving a message.

A reader can also perform actions $(ReadFails1)_k$

 $\begin{aligned} & received(i, j, [\texttt{nackRE', } k]), m) \land i = ((k-1) \bmod n) + 1 \land \\ & \texttt{proph_r[}k] = (\texttt{false, } _) \land \texttt{abs_res_r[}k] = \texttt{undef} \land k \ge \texttt{abs_roundRR} \\ & \sim \\ & received(i, j, [\texttt{nackRE', } k], m) \land \texttt{proph_r[}k] = \texttt{undef} \land \\ & \texttt{abs_res_r[}k] = (\texttt{false, } _) \land \texttt{abs_roundRR} = k \end{aligned}$

and $(ReadFails2)_k$

 $\begin{aligned} & received(i, j, \texttt{[nackRE, $k], m)} \land i = ((k-1) \bmod n) + 1 \land \\ & \texttt{proph_r[}k\texttt{]} = (\texttt{false, }) \land \texttt{abs_res_r[}k\texttt{]} = \texttt{undef} \land k < \texttt{abs_roundRR} = k' & \\ & \rightsquigarrow \end{aligned}$

 $received(i, j, [nackRE, k], m) \land proph_r[k] = undef \land abs_res_r[k] = (false, _) \land abs_roundRR = k'.$

The guarantee relation of read(k) is the one induced by the union of these actions as follows:

 $\begin{aligned} (\texttt{Reader})_k &\equiv \bigcup_j (\texttt{Send})_{((k \bmod n)+1, j, [\texttt{RE}, k])} \cup \\ & \bigcup_{j, v, k'} ((\texttt{Receive})_{((k \bmod n)+1, j, [\texttt{ackRE}, k, v, k'])} \cup \\ & (\texttt{Receive})_{((k \bmod n)+1, j, [\texttt{nackRE}, k])}) \cup \\ & (\texttt{ReadFails1}_k \cup (\texttt{ReadFails2})_k. \end{aligned}$

Now we focus on a writer, which, additionally to sending reads and receiving acknowledgements, can perform action (WriteFails1)_(k,v)

```
\begin{aligned} & received(i, j, [\texttt{nackWR}, k], m) \land i = ((k-1) \bmod n) + 1 \land v \neq \texttt{undef} \land \\ & \texttt{proph_w}[k] = \texttt{false} \land \texttt{abs\_valsRR} = V \land \texttt{count\_w}[k] = 0 \land \\ & \texttt{abs\_res\_w}[k] = \texttt{undef} \\ & \sim \\ & received(i, j, [\texttt{nackWR}, k], m) \land i = (k \bmod n) + 1 \land \\ & \texttt{proph\_w}[k] = \texttt{undef} \land \texttt{abs\_valsRR} = V \cup \{v\} \land \texttt{count\_w}[k] = 0 \land \\ & \texttt{abs\_res\_w}[k] = \texttt{false}. \end{aligned}
```

The guarantee relation of write(k, v) is the one induced by the union of these actions as follows:

$$\begin{aligned} (\texttt{Writer})_{(k,v)} &\equiv \bigcup_j (\texttt{Send})_{(((k-1) \bmod n)+1,j,[\texttt{WR},k,v])} \cup \\ & \bigcup_j ((\texttt{Receive})_{(((k-1) \bmod n)+1,j,[\texttt{ackWR},k])} \cup \\ & (\texttt{Receive})_{(((k-1) \bmod n)+1,j,[\texttt{nackWR},k])}) \cup \\ & (\texttt{WriteFails1})_{(k,v)}. \end{aligned}$$

Now to the acceptors, which can receive read and write requests and send non-acknowledgements to them. They can also perform actions $(ReadSucceeds1)_i$

```
\begin{split} reqRE(i,j,k,m) \wedge i &= ((k-1) \bmod n) + 1 \wedge k \geq j.\texttt{r} \wedge \\ \texttt{abs\_res\_r}[k] &= \texttt{undef} \wedge \texttt{proph\_r}[k] &= (\texttt{true, } v) \wedge v \in \texttt{abs\_valsRR} = V \wedge \\ \texttt{count\_r}[k] &= c = \lceil (n+1)/2 \rceil - 1 \wedge k \geq \texttt{abs\_roundRR} \\ & \sim \\ ackRE(j,i,k,j.\texttt{v},j.\texttt{w},m) \wedge j.\texttt{r} = k \wedge \texttt{count\_r}[k] = c + 1 \wedge \\ \texttt{proph\_r}[k] &= (\texttt{true, } v) \wedge \texttt{abs\_roundRR} = k \wedge \texttt{abs\_valsRR} = V \wedge \\ \texttt{abs\_res\_r}[k] &= (\texttt{true, } v), \end{split}
```

$(ReadSucceeds2)_i$

$$\begin{split} reqRE(i,j,k,m) \wedge i &= ((k-1) \bmod n) + 1 \wedge k \geq j.\texttt{r} \wedge \\ \texttt{abs_res_r}[k] &= \texttt{undef} \wedge \texttt{proph_r}[k] &= (\texttt{true, } v) \wedge v \in \texttt{abs_valsRR} = V \wedge \\ \texttt{count_r}[k] &= c = \lceil (n+1)/2 \rceil - 1 \wedge k < \texttt{abs_roundRR} = r \\ & \sim \\ ackRE(j,i,k,j.\texttt{v},j.\texttt{w},m) \wedge j.\texttt{r} = k \wedge \texttt{count_r}[k] = c+1 \wedge \\ \texttt{proph_r}[k] &= (\texttt{true, } v) \wedge \texttt{abs_roundRR} = r \wedge \texttt{abs_valsRR} = V \wedge \\ \texttt{abs_res_r}[k] &= (\texttt{true, } v), \end{split}$$

 $(AckRead1)_j$

$$\begin{split} reqRE(i, j, k, m) \wedge i &= ((k-1) \bmod n) + 1 \wedge k \geq j \cdot \mathbf{r} \wedge \\ \texttt{count_r[k]} &= c \neq \lceil (n+1)/2 \rceil - 1 \\ \sim \\ ackRE(j, i, k, j \cdot \mathbf{v}, j \cdot \mathbf{w}, m) \wedge j \cdot \mathbf{r} &= k \wedge \texttt{count_r[k]} = c + 1, \end{split}$$

 $(AckRead2)_j$

$$\begin{aligned} reqRE(i, j, k, m) \wedge i &= ((k-1) \bmod n) + 1 \wedge k \geq j.\texttt{r} \wedge \\ \texttt{count_r[k]} &= c \wedge \texttt{proph_r[k]} = p \neq (\texttt{true, } v) \\ & \\ & \\ ackRE(j, i, k, j.\texttt{v}, j.\texttt{w}, m) \wedge j.\texttt{r} = k \wedge \texttt{count_r[k]} = c + 1 \wedge \\ \texttt{proph_r[k]} = p, \end{aligned}$$

 $(AckRead3)_j$

 $\begin{aligned} reqRE(i, j, k, m) \wedge i &= ((k-1) \bmod n) + 1 \wedge k \geq j \cdot \mathbf{r} \wedge \\ \texttt{count_r[k]} &= c \wedge \texttt{abs_res_r[k]} = ar \neq \texttt{undef} \\ & \sim \\ ackRE(j, i, k, j \cdot \mathbf{v}, j \cdot \mathbf{w}, m) \wedge j \cdot \mathbf{r} = k \wedge \texttt{count_r[k]} = c + 1 \wedge \\ \texttt{abs_res_r[k]} &= ar, \end{aligned}$

(WriteSucceeds)_j

$$\begin{split} & req WR(i,j,k,v,m) \wedge i = ((k-1) \bmod n) + 1 \wedge v \neq \texttt{undef} \wedge k \geq j.\texttt{r} \wedge \\ & \texttt{abs_valsRR} = V \wedge \texttt{abs_res_w}[k] = \texttt{undef} \wedge \texttt{proph_w}[k] = \texttt{true} \wedge \\ & \texttt{count_w}[k] = c = \lceil (n+1)/2 \rceil - 1 \wedge k \geq \texttt{abs_roundRR} \\ & \sim \\ & ack WR(j,i,k,v,m) \wedge j.\texttt{r} = k \wedge j.\texttt{w} = k \wedge j.\texttt{v} = v \wedge \\ & \texttt{count_w}[k] = c + 1 \wedge \texttt{proph_w}[k] = \texttt{true} \wedge \texttt{abs_valsRR} = V \cup \{v\} \wedge \\ & \texttt{abs_roundRR} = k \wedge \texttt{abs_vRR} = v \wedge \texttt{abs_res_w}[k] = \texttt{true}, \end{split}$$

(AckWrite1)_j

$$\begin{split} & req WR(i,j,k,v,m) \wedge i = ((k-1) \bmod n) + 1 \wedge v \neq \texttt{undef} \wedge k \geq j \cdot \texttt{r} = r \wedge \\ & \texttt{abs_res_w[k]} = \texttt{undef} \wedge \texttt{proph_w[k]} = \texttt{true} \wedge \\ & \texttt{count_w[k]} = c \neq \lceil (n+1)/2 \rceil - 1 \\ & \sim \\ & ack WR(j,i,k,v,m) \wedge j \cdot \texttt{r} = k \wedge j \cdot \texttt{w} = k \wedge j \cdot \texttt{v} = v \wedge \\ & \texttt{count_w[k]} = c + 1 \wedge \texttt{proph_w[k]} = \texttt{true} \wedge \texttt{abs_res_w[k]} = \texttt{undef}, \end{split}$$

(WriteFails2)_j

 $\begin{aligned} & req WR(i, j, k, v, m) \land i = ((k-1) \bmod n) + 1 \land v \neq \texttt{undef} \land k \geq j \cdot \texttt{r} = r \land \\ & \texttt{abs_res_w[k]} = \texttt{undef} \land \texttt{proph_w[k]} = \texttt{false} \land v \in \texttt{abs_valsRR} = V \land \\ & \texttt{count_w[k]} = c \\ & \rightsquigarrow \end{aligned}$

 $\begin{aligned} ackWR(j,i,k,v,m) \wedge j \cdot \mathbf{r} &= k \wedge j \cdot \mathbf{w} = k \wedge j \cdot \mathbf{v} = v \wedge \texttt{abs_valsRR} = V \cup \{v\} \wedge \\ \texttt{count_w}[k] &= c + 1 \wedge \texttt{proph_w}[k] = \texttt{false} \wedge \texttt{abs_res_w}[k] = \texttt{false}, \end{aligned}$

(AckWrite2)_j

$$\begin{split} req WR(i,j,k,v,m) \wedge i &= ((k-1) \bmod n) + 1 \wedge v \neq \texttt{undef} \wedge k \geq j \cdot \texttt{r} = r \wedge \\ \texttt{abs_res_w[k]} &= ar \wedge \texttt{proph_w[k]} = \texttt{undef} \wedge \texttt{count_w[k]} = c \\ & \sim \\ ack WR(j,i,k,v,m) \wedge j \cdot \texttt{r} = k \wedge j \cdot \texttt{w} = k \wedge j \cdot \texttt{v} = v \wedge \\ \texttt{count_w[k]} &= c + 1 \wedge \texttt{proph_w[k]} = \texttt{undef} \wedge \texttt{abs_res_w[k]} = ar, \end{split}$$

and $(AckWrite3)_j$

 $\begin{aligned} reqWR(i, j, k, v, m) \wedge i &= ((k-1) \bmod n) + 1 \wedge v \neq \texttt{undef} \wedge k \geq j.\texttt{r} = r \wedge \\ \texttt{abs_res_w}[k] &= ar \neq \texttt{undef} \wedge \texttt{proph_w}[k] = p \wedge \texttt{count_w}[k] = c \\ & \sim \\ ackWR(j, i, k, v, m) \wedge j.\texttt{r} = k \wedge j.\texttt{w} = k \wedge j.\texttt{v} = v \wedge \\ \texttt{count_w}[k] &= c + 1 \wedge \texttt{proph_w}[k] = p \wedge \texttt{abs_res_w}[k] = ar. \end{aligned}$

The guarantee relation for the code of acceptor j is the one induced by the union of these actions as follows:

$$\begin{split} (\texttt{Acceptor})_j &\equiv \bigcup_k (\,(\texttt{Receive})_{(j,((k-1) \bmod n)+1,[\texttt{RE},k])} \cup \\ & (\texttt{Send})_{(((k-1) \bmod n)+1,j,[\texttt{nackRE},k])}) \cup \\ & (\texttt{Send})_{(((k-1) \bmod n)+1,j,[\texttt{nackWR},k])}) \cup \\ & \bigcup_{k,v \neq \texttt{undef}} ((\texttt{Receive})_{(j,((k-1) \bmod n)+1,[\texttt{WR},k,v])}) \cup \\ & (\texttt{ReadSucceeds2})_j \cup (\texttt{AckRead1})_j \cup (\texttt{AckRead2})_j \cup \\ & (\texttt{AckRead3})_j \cup \\ & (\texttt{WriteSucceeds})_j \cup (\texttt{AckWrite1})_j \cup (\texttt{WriteFails2})_j \cup \\ & (\texttt{AckWrite2})_j \cup (\texttt{AckWrite3})_j. \end{split}$$

The rely relation for both read(k) and write(k, vW) is

$$\bigcup_j (\texttt{Acceptor})_j \cup \bigcup_{k \neq \texttt{k}} (\texttt{Reader})_k \cup \bigcup_{k \neq \texttt{k}, v \neq \texttt{undef}} (\texttt{Writer})_{(k,v)},$$

and rely relation for the code of acceptor j is

 $\bigcup_{j \neq j} (\texttt{Acceptor})_j \cup \bigcup_k (\texttt{Reader})_k \cup \bigcup_{k, v \neq \texttt{undef}} (\texttt{Writer})_{(k,v)}.$

The proof outline below helps to show that if $AbsRR \wedge InvRR$ holds at the beginning of a method invocation, for both read(k) and write(k, vW), then it also holds and the end of the method invocation after the abstract operation has been performed at the linearisation point, and that the abstract result (abs_res_r[k] and abs_res_w[k] respectively) coincide with the result of the concrete method. It also helps to show that each method ensures the corresponding guarantee relation, this is, the states between any atomic operation are in the guarantee relation.

```
val abs_vRR := undef;
 1
2
   int abs_round := 0;
3 set of val abs_valsRR := {undef};
4 val abs_res_r[1..\infty] := undef;
   val abs_res_w[1..\infty] := undef;
5
    int count_r[1..\infty] := 0;
6
    int count_w[1..\infty] := 0;
7
8
    (bool \times val) proph_r[1..\infty] := undef;
9
    bool proph_w[i..\infty] := undef;
10
11
   read(int k) {
12
      int j; val v; int kW; val maxV; int maxKW; set of int Q; msg m;
13
      assume(pid() = ((k - 1) \mod n) + 1);
14
      \{\texttt{pid}(\texttt{)} = ((\texttt{k} - 1) \mod n) + 1 \land AbsRR \land InvRR\}
15
      ( if (operation reaches PL: RE_SUCC and define v = \max V at that time) {
16
          proph_r[k] := (true, v); }
17
        else { if (operation reaches PL: RE_FAIL) {
          18
      \{\texttt{pid()} = ((\texttt{k}-1) \bmod n) + 1 \land AbsRR \land InvRR\}
19
20
      for (j := 1, j <= n, j++) { send(j, [RE, k]); }</pre>
21
      \{\texttt{pid}(\texttt{)} = ((\texttt{k} - 1) \bmod n) + 1 \land AbsRR \land InvRR\}
22
      maxKW := 0; maxV := undef; Q := {};
```

 $\int \max KW = 0 \wedge \max V = \text{undef} \wedge$ 23 $count_r[k] \ge |Q| \land pid() = ((k-1) \mod n) + 1 \land AbsRR \land InvRR$ 24 do { T maxKW = max($\{k' \mid \exists (j, v, m), j \in \mathsf{Q} \land ackRE(j, i, k, v, k', m)\} \cup \{0\}) \land$ 25 $(\max KW = 0 \lor (\exists (j, m), j \in Q \land ackRE(j, i, k, \max V, \max KW, m)) \land$ $\operatorname{count}_r[k] \ge |\mathbf{Q}| \land i = \operatorname{pid}() = ((k-1) \mod n) + 1 \land AbsRR \land InvRR$ 26 (j, m) := receive(); $sent(j, i, m, m) \land received(i, j, m, m) \land$ $\max KW = \max(\{k' \mid \exists (j, v, m). \ j \in \mathbf{Q} \land ackRE(j, i, \mathbf{k}, v, k', m)\} \cup \{0\}) \land$ 27 $(\texttt{maxKW} = 0 \lor (\exists (j, m), j \in \texttt{Q} \land ackRE(j, i, \texttt{k}, \texttt{maxV}, \texttt{maxKW}, m)) \land$ $\operatorname{count_r[k]} > |\mathbf{Q}| \land i = \operatorname{pid}() = ((\mathbf{k} - 1) \mod n) + 1 \land AbsRR \land InvRR$ 28 switch (m) { case [ackRE, @k, v, kW]: 29 $ackRE(j, i, k, v, kW, m) \land$ $\max KW = \max(\{k' \mid \exists (j, v, m). \ j \in \mathbb{Q} \land ackRE(j, i, k, v, k', m)\} \cup \{0\}\}$ 30 $(\texttt{maxKW} = 0 \lor (\exists (j,m). \ j \in \texttt{Q} \land ackRE(j,i,\texttt{k},\texttt{maxV},\texttt{maxKW},m)) \land \\$ $\operatorname{count_r[k]} > |\mathbf{Q}| \land i = \operatorname{pid}() = ((\mathbf{k} - 1) \mod n) + 1 \land AbsRR \land InvRR$ 31 $Q := Q \cup \{j\};$ $j \in \mathbf{Q} \land ackRE(j, i, \mathbf{k}, \mathbf{v}, \mathbf{k}\mathbf{W}, m) \land$ $\max KW = \max(\{k' \mid \exists (j, v, m). \ j \in \mathbf{Q} \land ackRE(j, i, \mathbf{k}, v, k', m)\} \cup \{0\}) \land$ 32 $(\max KW = 0 \lor (\exists (j, m), j \in Q \land ackRE(j, i, k, \max V, \max KW, m)) \land$ $\operatorname{count}_r[k] \ge |\mathbf{Q}| \land i = \operatorname{pid}(\mathbf{Q}) = ((k-1) \mod n) + 1 \land AbsRR \land InvRR$ 33 if $(kW \ge maxKW)$ { $(kW > maxKW \land j \in Q \land ackRE(j, i, k, v, kW, m) \land$ $\max KW = \max(\{k' \mid \exists (j, v, m), j \in \mathbb{Q} \land ackRE(j, i, k, v, k', m)\} \cup \{0\}) \land$ 34 $(\texttt{maxKW} = 0 \lor (\exists (j, m), j \in \texttt{Q} \land ackRE(j, i, \texttt{k}, \texttt{maxV}, \texttt{maxKW}, m)) \land$ $\operatorname{count_r[k]} \ge |\mathbf{Q}| \land i = \operatorname{pid}() = ((\mathbf{k} - 1) \mod n) + 1 \land AbsRR \land InvRR$ 35 maxKW := kW; maxV := v; $\mathsf{MaxKW} = \mathtt{kW} \land \mathtt{maxV} = \mathtt{v} \land \mathtt{j} \in \mathtt{Q} \land ackRE(\mathtt{j}, i, \mathtt{k}, \mathtt{v}, \mathtt{kW}, m) \land \mathbf{v}$ $\texttt{maxKW} = \max(\{k' \mid \exists (j, v, m). \ j \in \texttt{Q} \land ackRE(j, i, \texttt{k}, v, k', m)\} \cup \{0\})$ 36 $(\max KW = 0 \lor (\exists (j, m), j \in Q \land ackRE(j, i, k, \max V, \max KW, m)) \land$ $\operatorname{count_r[k]} \geq |\mathbf{Q}| \wedge i = \operatorname{pid}() = ((\mathbf{k} - 1) \mod n) + 1 \wedge AbsRR \wedge InvRR$ 37 } $j \in \mathbf{Q} \land ackRE(\mathbf{j}, i, \mathbf{k}, \mathbf{v}, \mathbf{kW}, m) \land \mathbf{v}$ $\texttt{maxKW} = \max(\{k' \mid \exists (j, v, m). \ j \in \texttt{Q} \land ackRE(j, i, \texttt{k}, v, k', m)\} \cup \{0\}) \land ackRE(j, i, \texttt{k}, v, k', m)\} \cup \{0\}) \land ackRE(j, i, \texttt{k}, v, k', m)\} \cup \{0\}$ 38 $(\texttt{maxKW} = 0 \lor (\exists (j, m). \ j \in \texttt{Q} \land ackRE(j, i, \texttt{k}, \texttt{maxV}, \texttt{maxKW}, m)) \land$ $\operatorname{count}_r[k] \ge |\mathbb{Q}| \land i = \operatorname{pid}() = ((k-1) \mod n) + 1 \land AbsRR \land InvRR$ 39 case [nackRE, @k]: $r[k] = (false, _) \land abs_res_r[k] = undef \land$ $\texttt{maxKW} = \max(\{k' \mid \exists (j, v, m). \ j \in \texttt{Q} \land ackRE(j, i, \texttt{k}, v, k', m)\} \cup \{0\}) \land ackRE(j, i, \texttt{k}, v, k', m)\} \cup \{0\}) \land ackRE(j, i, \texttt{k}, v, k', m)\} \cup \{0\}$ 40 $(\max KW = 0 \lor (\exists (j, m), j \in Q \land ackRE(j, i, k, \max V, \max KW, m)) \land$ $\operatorname{count_r[k]} \ge |\mathbf{Q}| \land i = \operatorname{pid}(\mathbf{)} = ((\mathbf{k} - 1) \mod n) + 1 \land AbsRR \land InvRR$ { linRE(k, undef, false); proph_r[k] := undef; 41 42 return (false, _); // PL: RE_FAIL 43 }

37

```
\mathsf{j} \in \mathsf{Q} \land ackRE(\mathsf{j}, i, \mathtt{k}, \mathtt{v}, \mathtt{k}\mathtt{W}, m) \land \mathsf{k}
                           \max KW = \max(\{k' \mid \exists (j, v, m). \ j \in \mathbf{Q} \land ackRE(j, i, \mathbf{k}, v, k', m)\} \cup \{0\})
44
                           (\texttt{maxKW} = 0 \lor (\exists (j,m). \ j \in \texttt{Q} \land ackRE(j,i,\texttt{k},\texttt{maxV},\texttt{maxKW},m)) \land \\
                           \operatorname{count}_r[k] \ge |\mathsf{Q}| \land i = \operatorname{pid}() = ((k-1) \mod n) + 1 \land AbsRR \land InvRR
                      if (|Q| = [(n+1)/2]) {
45
                               [proph_r[k] = (true, maxV) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, v, kW, m) \land j \in Q \land ackRE(j, i, k, kW, m) \land j \in Q \land ackRE(j, k, kW,
                               \max \mathsf{KW} = \max(\{k' \mid \exists (j, v, m). \ j \in \mathsf{Q} \land ackRE(j, i, k, v, k', m)\} \cup \{0\}) \land
46
                                (\texttt{maxKW} = 0 \lor (\exists (j, m). \ j \in \texttt{Q} \land ackRE(j, i, \texttt{k}, \texttt{maxV}, \texttt{maxKW}, m)) \land
                               \operatorname{count}_{r}[k] \geq |Q| \wedge i = \operatorname{pid}() = ((k-1) \mod n) + 1 \wedge AbsRR \wedge InvRR
                           return (true, maxV); // PL: RE_SUCC
47
48
                      }
                          \mathsf{TmaxKW} = \max(\{k' \mid \exists (j, v, m). \ j \in \mathsf{Q} \land ackRE(j, i, \mathbf{k}, v, k', m)\} \cup \{0\}) \land
49
                           (\max KW = 0 \lor (\exists (j, m), j \in Q \land ackRE(j, i, k, \max V, \max KW, m)) \land
                          \texttt{count_r[k]} \geq |\texttt{Q}| \land i = \texttt{pid()} = ((\texttt{k} - 1) \mod n) + 1 \land AbsRR \land InvRR
                 } while (true); }
50
51
52
           write(int k, val vW) {
53
                 int j; set of int Q; msg m;
54
                 assume(!(vW = undef));
55
                 assume(pid() = ((k - 1) \mod n) + 1);
56
                 \{\texttt{pid()} = ((\texttt{k} - 1) \bmod n) + 1 \land \texttt{vW} \neq \texttt{undef} \land AbsRR \land InvRR\}
57
                 ( if (operation reaches PL: WR_SUCC) { proph_w[k] := true; }
58
                      else { if (operation reaches PL: WR_FAIL) {
59
                                                60
                 \{\texttt{pid()} = ((\texttt{k} - 1) \bmod n) + 1 \land \texttt{vW} \neq \texttt{undef} \land AbsRR \land InvRR\}
                 for (j := 1, j <= n, j++) { send(j, [WR, k, vW]); }</pre>
61
62
                 \{\texttt{pid()} = ((\texttt{k} - 1) \mod n) + 1 \land \texttt{vW} \neq \texttt{undef} \land AbsRR \land InvRR\}
63
                 Q := \{\};
64
                 \{\texttt{count_w[k]} \ge |\mathsf{Q}| \land \texttt{pid}() = ((k-1) \mod n) + 1 \land \texttt{vW} \neq \texttt{undef} \land AbsRR \land InvRR\}
65
                 } ob
                       \{\texttt{count_w}[k] \ge |\mathsf{Q}| \land \texttt{pid}() = ((k-1) \mod n) + 1 \land \texttt{vW} \neq \texttt{undef} \land AbsRR \land InvRR\}
66
67
                       (j, m) := receive();
                        [sent(j, i, m) \land received(i, j, m) \land count_w[k] \ge |Q| \land
68
                       i = pid() = ((k-1) \mod n) + 1 \land vW \neq undef \land AbsRR \land InvRR
69
                      switch (m) {
70
                           case [ackWR, @k]:
                                  \int ackWR(j, i, k, vW) \land count_w[k] > |Q| \land
71
                                 i = pid() = ((k-1) \mod n) + 1 \land vW \neq undef \land AbsRR \land InvRR
72
                                Q := Q \cup \{i\};
                                  \int ack WR(j, i, k, vW) \land count_w[k] \ge |Q| \land
73
                                 i = pid() = ((k-1) \mod n) + 1 \land vW \neq undef \land AbsRR \land InvRR
74
                           case [nackWR, @k]:
                                  \int proph_r[k] = fail \land count_w[k] \ge |Q| \land
75
                                 pid() = ((k-1) \mod n) + 1 \land vW \neq undef \land AbsRR \land InvRR
76
                                 { if (count_w[k] = 0) {
77
                                           linWR(k, vW, false); proph_w[k] := undef; }
78
                                     return false; // PL: WR_FAIL
79
                      }
80
                      \{\texttt{count\_w[k]} \ge |\texttt{Q}| \land \texttt{pid()} = ((\texttt{k}-1) \bmod n) + 1 \land \texttt{vW} \neq \texttt{undef} \land AbsRR \land InvRR\}
```

```
81 if (|\mathbf{Q}| = \lceil (n+1)/2 \rceil) {

82 \begin{cases} \operatorname{proph}_{\mathbf{r}} [\mathbf{k}] = \operatorname{true} \wedge \operatorname{count}_{\mathbf{w}} [\mathbf{k}] \geq \lceil (n+1)/2 \rceil \wedge \\ \operatorname{pid}() = ((\mathbf{k}-1) \mod n) + 1 \wedge \operatorname{vW} \neq \operatorname{undef} \wedge AbsRR \wedge InvRR \end{cases}

83 return true; // PL: WR_SUCC

84 }

85 {count}_{\mathbf{w}} [\mathbf{k}] \geq |\mathbf{Q}| \wedge \operatorname{pid}() = ((\mathbf{k}-1) \mod n) + 1 \wedge \operatorname{vW} \neq \operatorname{undef} \wedge AbsRR \wedge InvRR \rbrace

86 } while (true); }
```

The proof outline below helps to show that the code of each process acceptor meets the invariant $AbsRR \wedge InvRR$ and also ensures the guarantee relation, this is, the states between any atomic operation are in the corresponding guarantee relation.

```
1
     process Acceptor(int j) {
 2
         val v := undef; int r := 0; int w := 0;
 3
         start() {
 4
            int i; msg m; int k;
 5
            do {
               \{\texttt{pid}() = \texttt{j} \land AbsRR \land InvRR\}
 6
 7
               (i, m) := receive();
               \int sent(i, j, m, m) \land received(j, i, m, m) \land
 8
               i = ((k-1) \mod n) + 1 \land pid() = j \land AbsRR \land InvRR
 9
               switch (m) {
10
                  case [RE, k]:
11
                     \{reqRE(\mathbf{i},\mathbf{j},\mathbf{k},m) \land \mathbf{i} = ((\mathbf{k}-1) \bmod n) + 1 \land \mathtt{pid}(\mathbf{i}) = \mathbf{j} \land AbsRR \land InvRR\}
12
                    if (k < r) {
                        \int \mathbf{k} < \mathbf{r} \wedge reqRE(\mathbf{i}, \mathbf{j}, \mathbf{k}, m) \wedge
13
                        i = ((k-1) \mod n) + 1 \land pid() = j \land AbsRR \land InvRR
                        send(i, [nackRE, k]);
14
                        \int sent(j,i, (`nackRE', k, _, _), m) \land k < r \land reqRE(i, j, k, m) \land )
15
                         \mathbf{i} = ((\mathbf{k} - 1) \mod n) + 1 \land \mathtt{pid}(\mathbf{i}) = \mathbf{j} \land AbsRR \land InvRR
                    }
16
17
                     else {
                        \int \mathbf{k} \geq \mathbf{r} \wedge reqRE(\mathbf{i}, \mathbf{j}, \mathbf{k}, m) \wedge
18
                        i = ((k-1) \mod n) + 1 \land pid() = j \land AbsRR \land InvRR
19
                        \langle \mathbf{r} := \mathbf{k};
20
                          if (abs_res_r[k] = undef) {
                             if (proph_r[k] = (true, v)) {
21
                                if (count_r[k] = [(n+1)/2] - 1) {
22
23
                                   linRE(k, v, true); } } }
24
                          count_r[k]++; send(i, [ackRE, k, v, w]);
                             C((\texttt{count_r[k]} = [(n+1)/2] \land \texttt{proph_r[k]} = (\texttt{true}, v) \land v)
                                abs\_roundRR \le k \land abs\_vRR = v \land abs\_res\_r[k] = (true, v))
                               \vee ((\operatorname{count_r[k]} \neq [(n+1)/2] \vee \operatorname{proph_r[k]} \neq (\operatorname{true}, )) \land
25
                                   abs_res_r[k] = undef))
                               \lor abs_res_r[k] \neq undef) \land
                              \texttt{count_r[k]} > 0 \land \texttt{r} = \texttt{k} \land \mathit{ackRE}(\texttt{j},\texttt{i},\texttt{k},\texttt{v},\texttt{w},m) \land
                              i = ((k-1) \mod n) + 1 \land pid() = j \land AbsRR \land InvRR
26
27
                     }
```

```
40
                 García-Pérez et al.
28
                    \{pid() = j \land AbsRR \land InvRR\}
29
                 case [WR, k, vW]:
                     \int req WR(i, j, k, vW, m) \land vW \neq undef \land
30
                    i = ((k-1) \mod n) + 1 \land pid() = j \land AbsRR \land InvRR
31
                    if (k < r) {
                       \mathbf{k} < \mathbf{r} \wedge reqWR(\mathbf{i}, \mathbf{j}, \mathbf{k}, \mathbf{vW}, m) \wedge \mathbf{vW} \neq \mathbf{undef} \wedge
32
                       \mathbf{j} = ((\mathbf{k} - 1) \mod n) + 1 \land \mathtt{pid}(\mathbf{j}) = \mathbf{j} \land AbsRR \land InvRR
33
                       send(j, i, [nackWR, k]);
                        (sent(j,i,[nackWR, k],m) \land k < r \land reqWR(i,j,k,vW,m) \land
34
                         vW \neq undef \land i = ((k-1) \mod n) + 1 \land pid() = j \land AbsRR \land InvRR
35
                    }
36
                    else {
                       \mathbf{k} \geq \mathbf{r} \wedge req WR(\mathbf{i}, \mathbf{j}, \mathbf{k}, \mathbf{vW}, m) \wedge \mathbf{vW} \neq \mathbf{undef} \wedge \mathbf{vW}
37
                       i = ((k-1) \mod n) + 1 \land pid() = j \land AbsRR \land InvRR
38
                       \langle r := k; w := k; v := vW;
                         if (abs_res_w[k] = undef) {
39
40
                            if (!(proph_w[k] = undef)) {
41
                               if (proph_w[k]) {
42
                                  if (count_w[k] = [(n+1)/2] - 1) {
43
                                    linWR(k, vW, true); } }
44
                               else { linWR(k, vW, false); } } }
45
                         count_w[k]++; send(j, i, [ackWR, k]);
                           \mathsf{C}((\texttt{count_w[k]} = \lceil (n+1)/2 \rceil \land \texttt{proph_w[k]} = \texttt{true} \land
                              abs\_roundRR \ge k \land abs\_vRR = vW \land abs\_res\_w[k] = true)
                              \vee (\texttt{count_w[k]} \neq \lceil (n+1)/2 \rceil \land \texttt{proph_w[k]} = \texttt{true} \land
                                  abs_res_w[k] = undef)
46
                              \lor (proph_w[k] = false \land abs_res_w[k] = false)
                              \lor proph_w[k] = undef \lor abs_res_w[k] \neq undef) \land
                            count_w[k] > 0 \land r = w = k \land v = vW \land ackWR(j, i, k, vW, m) \land
                            vW \neq undef \land i = ((k-1) \mod n) + 1 \land pid() = j \land AbsRR \land InvRR
47
                      \rangle
48
                    }
49
                    \{pid() = j \land AbsRR \land InvRR\}
50
              }
51
              \{ pid() = j \land AbsRR \land InvRR \}
52
           } while (true); }
53
      }
```

D Encoding SD-Paxos as an Abstract Protocol

Let Prog be the set of programs of a language that subsumes the imperative while language for our pseudo-code in Sections 3 and 4, and which adds a parallel composition operator ||, which is commutative and associative, and a null process 0, which is the neutral element of ||. The semantics of the parallel composition operator that we need here is very simplistic and it does not pose any issue regarding the interaction of the components within the parallel composition. (The interaction will be implemented on top of this operational semantics by the network semantics of the abstract distributed protocols introduced in Section 5.) The only purpose of \parallel here is to have processes that adopt both the roles of acceptor and proposer, and to allow any of these two roles to make a move. The language Prog is morally a sequential programming language.

We let Nodes = \mathbb{N} be the set of natural numbers, and $\mathcal{M}.content$ be the set of contents of the messages in the message vocabulary \mathcal{M} , which contains requests for read and write, and their corresponding acknowledgements and non-acknowledgements as described in Section 3.

Now we assume a small-step operational semantics à la Winskel [30] for the programs in Prog. We let the relation $\stackrel{i}{\underset{int}{\longrightarrow}}$: (Prog $\times \Delta_{nod}$) \times (Prog $\times \Delta_{nod}$) be given by the operational semantics of a program run by node *i* whose current program line is not any of the network operations send or receive and where Δ_{nod} is the set of local states. We fix relations $\stackrel{i}{\underset{snd}{\longrightarrow}}$: (Prog $\times \Delta_{nod}$) \times (Prog $\times \Delta_{nod} \times \mathcal{M}$) and $\stackrel{i}{\underset{rev}{\longrightarrow}}$: (Prog $\times \Delta_{nod} \times \mathcal{M}$) \times (Prog $\times \Delta_{nod}$) to be the ones induced by the rules:

$$\begin{array}{ll} \mbox{SEND} \\ P = (\mbox{send}(J, C); P_1) \parallel P_2 \\ P' = P_1 \parallel P_2 \\ m.to = J & m.content = C \\ \hline m.from = i \\ \hline \langle P, \delta \rangle \xrightarrow[\ snd]{i} \langle P', \delta, m \rangle \end{array} \end{array} \qquad \begin{array}{l} \mbox{Receive} \\ P = ((J, C) := \mbox{receive}(); P_1) \parallel P_2 \\ P' = P_1 \parallel P_2 \\ m.content = c & m.from = j \\ m.to = i & \delta' = \delta[J \mapsto j, C \mapsto c] \\ \hline \langle P, \delta, m \rangle \xrightarrow[\ rev}{i} \langle P', \delta' \rangle \end{array}$$

The J and the C in rule SEND above are meta-variables for some expressions of Prog with types Nodes and $\mathcal{M}.content$ respectively. In rule RECEIVE, there is an assignment and the J and the C this time are meta-variables for names of some fields in the local state $\delta \in \Delta_{nod}$, which we assume have types Nodes and $\mathcal{M}.content$ respectively (*e.g.*, in our implementation of SD-Paxos in Figure 3, J and C are respectively substituted by j and [RE, k] in line 5, and by j and m in line 8).

Next, we will fix a particular set of local states Δ_{nod} that matches with our implementation of SD-Paxos in Section 3, and we will derive an abstract distributed protocol for SD-Paxos from the relations defined in the previous paragraph. We write $\mathbb{B} = \{\text{True}, \text{False}\}\$ for the set of Booleans and \mathbb{V} for the set of values that are decided by Paxos. We distinguish two sets of local state, Δ_{acc} and Δ_{pro} , for acceptors and proposers respectively:

$$\begin{split} & \Delta_{\texttt{acc}} = \{\texttt{j}:\texttt{Nodes}; \texttt{v}: \mathbb{V}; \texttt{r}: \mathbb{N}; \texttt{w}: \mathbb{N}; \texttt{i}:\texttt{Nodes}; \texttt{m}: \mathcal{M}.content; \texttt{k}: \mathbb{N}\} \\ & \Delta_{\texttt{pro}} = \{\texttt{v0}: \mathbb{V}; \texttt{kP}: \mathbb{N}; \texttt{resP}: \mathbb{B}; \texttt{vP}: \mathbb{V}; \texttt{resRC}: \mathbb{B}; \texttt{vRC}: \mathbb{V}; \\ & \texttt{jRR}: \texttt{Nodes}; \texttt{QRR}: \{\texttt{Nodes}\}; \texttt{mRR}: \mathcal{M}.content; \texttt{vRE}: \mathbb{V}; \texttt{kW}: \mathbb{N}; \\ & \texttt{maxV}: \mathbb{V}; \texttt{maxKW}: \mathbb{N}\} \end{split}$$

A local state for an acceptor $\delta \in \Delta_{acc}$ contains a copy of the parameters and fields of process Acceptor and the local variables of its task start() in Figure 4 of Section 3. A local state for a proposer $\delta \in \Delta_{pro}$ contains a copy of the parameters and the local variables of the client code in Figures 3 and 5 of Section 3. For simplicity, we flatten

the code of proposeP on the right of Figure 5 by inlining the codes of proposeRC, read and write. To avoid clashing names, we have appended one of the suffixes P, RC, RR or RE to the names of some of the variables, and we have used top-most variables instead of parameters of inlined methods when possible. For instance, fields vP, vRC and vRE correspond respectively to the variable v in each of the methods proposeP, proposeRC and read, field vO is used in place of the variable with the same name in both proposeP and proposeRC, field kP is used in place of the variable k in every method, and field vRC is used in place of the variable vW in write. We have also reused fields jRR, QRR and mRR in place of variables j, Q and m in both read and write, since these two methods are invoked sequentially and do not interfere with each other.

For each acceptor *i* with local state $\delta \in \Delta_{acc}$, we tag the node by letting δ .role = *Acceptor* and we let the implicit filed δ .pid coincide with *i* and with the field δ .j. Customarily, all the nodes are acceptors. If, besides, *i* is a proposer that proposes value *v*, then its local state δ is in $\Delta_{acc} \times \Delta_{pro}$ and we tag the node δ .role = *Proposer* and additionally we let δ .v0 = *v*. The set of local states for the operational semantics of our implementation of SD-Paxos is

$$\Delta_{\mathsf{nod}} = (\Delta_{\mathsf{acc}} + (\Delta_{\mathsf{acc}} \times \Delta_{\mathsf{pro}}))$$

Now we can fix the start configurations for the operational semantics. For each acceptor i that is not a proposer, the initial local state is

$$\delta^i_{\sf acc}[{\tt j}\mapsto i, {\tt v}\mapsto ot, {\tt r}\mapsto 0, {\tt w}\mapsto 0]\in arDelta_{\sf acc}$$

and the relation $\stackrel{i}{\longrightarrow}$ starts at the configuration (start() $\parallel 0, \delta^i_{acc}$), where start() is the code of an acceptor in Figure 4 and 0 is the null process.

For each proposer i that proposes value v, the initial local state is

$$\delta^i_{\mathsf{pro}}[\mathtt{j}\mapsto i, \mathtt{v}\mapsto \bot, \mathtt{r}\mapsto 0, \mathtt{w}\mapsto 0, \mathtt{v}\mathsf{0}\mapsto v] \in \varDelta_{\mathsf{acc}}\times\varDelta_{\mathsf{pro}}$$

and the relation $\stackrel{i}{\Longrightarrow}$ starts at the configuration $\langle \texttt{start}() \parallel \texttt{proposeP}, \delta^i_{\texttt{pro}} \rangle$, where proposeP is the client code obtained by flattening the codes in Figures 3 and 5 by inlining proposeRC, read and write, as explained in the previous paragraphs.

Now we can define an *SD-Paxos sequence of a node i* as a sequence of configurations $\langle P_0, \delta_0 \rangle, \langle P_1, \delta_1 \rangle, \ldots$ in $\text{Prog} \times \Delta_{\text{nod}}$ such that

- $\langle P_0, \delta_0 \rangle = \langle \texttt{start()} \parallel 0, \delta^i_{\texttt{acc}} \rangle$ if the node *i* is an acceptor that is not a proposer, or otherwise $\langle P_0, \delta_0 \rangle = \langle \texttt{start()} \parallel \texttt{proposeP}, \delta^i_{\texttt{pro}} \rangle$ if node *i* is a proposer, and
- for every *n* then either $\langle P_n, \delta_n \rangle \xrightarrow{i}_{\text{int}} \langle P_{n+1}, \delta_{n+1} \rangle$, or there exists a message *m*

such that
$$\langle P_n, \delta_n, m \rangle \xrightarrow[\text{snd}]{i} \langle P_{n+1}, \delta_{n+1} \rangle$$
 or $\langle P_n, \delta_n \rangle \xrightarrow[\text{rev}]{i} \langle P_{n+1}, \delta_{n+1}, m \rangle$

The encoding of SD-Paxos as an abstract distributed protocol is code-aware, this is, the text of the program that a particular process is running is included in the local state. The text of the program provides information about the program flow, and saves us from using auxiliary machinery to represent control-related aspects. The local state for the abstract distributed protocol is

$$\varDelta = \mathsf{Prog} \times \varDelta_{\mathsf{nod}}$$

We let σ : Nodes $\rightarrow \Delta$ be such that for each process identifier *i* in the range of 1 to *n*, the local state of node *i* is $\delta = \sigma(i)$. Notice that the implicit field δ .pid coincides with the origin *i* of the mapping $[i \mapsto \delta] \in \sigma$.

Now we can define the relations S_{int} , S_{snd} and S_{rev} in terms of an SD-Paxos sequence of a node.

A pair $\langle \delta, \delta' \rangle$ is in S_{int} iff either $\delta = \delta'$, or otherwise there exist *i* such that δ and δ' are consecutive steps in some SD-Paxos sequence of node *i* and $\delta \stackrel{i}{\underset{\text{int}}{\longrightarrow}} \delta'$.

A triple $\langle \delta, \delta', \{m\} \rangle$ is in \mathcal{S}_{snd} iff there exist *i* such that δ and δ' are consecutive steps in some SD-Paxos sequence of node *i* and $\langle \delta, m \rangle \stackrel{i}{\Longrightarrow} \delta'$.

A triple $\langle \delta, m, \delta' \rangle$ is in \mathcal{S}_{rcv} iff there exist *i* such that δ and δ' are consecutive steps in some SD-Paxos sequence of node *i* and $\delta \stackrel{i}{\Longrightarrow} \langle \delta', m \rangle$.

E Proofs of Lemmas in Section 5

Lemma 1 (OTA refinement). $\mathcal{B}_{\frac{p}{p} \cup \frac{p, \mathcal{P}}{\sigma_{u}}} \subseteq \mathcal{B}_{p}$, where p is an instance of the module *Paxos, as defined in Section 3 and in Example 1.*

Proof. By definition of the protocol in Example 1 a read request does not change a proposer's local state and does not have a non-trivial precondition. \Box

Lemma 2 (Slot-replicating simulation). For all $I, i \in I, \mathcal{B}_{\times}|_i = \mathcal{B}_p$.

Proof. Both ways: by induction on the length of the target behaviour, taking into the account that we can always add "stuttering" states. \Box

Lemma 3. If T from WSTEPRECEIVET is OTA-compliant with predicate \mathcal{P} , such that $\mathcal{B}_{\xrightarrow{p} \cup \xrightarrow{p, \mathcal{P}}} \subseteq \mathcal{B}_{\xrightarrow{p}}$ and p is \mathcal{P} -monotone, then $\mathcal{B}_{\xrightarrow{\nabla}} \subseteq \mathcal{B}_{\xrightarrow{\times}}$.

Proof. The proof is by induction on the length of the trace. The rule WSTEPRECEIVET can replicate a message $m \in T$ for multiple slots $j \in I$. To match adding a replica of m for each j with the corresponding per-slot executions of the simple semantics, we use Definitions 3 and 4 to show that for any $j \in I$ we can relate its replica of m to the current local state (due to p's \mathcal{P} -monotonicity). This allows us to emulate this step by a per-slot execution of the OTASEND. The result then follows from the refinement assumption.